Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Including adhesive bonding step
Patent
1996-07-12
1997-09-16
Picardat, Kevin
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Including adhesive bonding step
438124, 438119, 438612, H01L 2160
Patent
active
056680597
ABSTRACT:
Solder interconnection encapsulant, encapsulated structure and method for its fabrication and use, whereby the gap created by solder connections between a carrier substrate and a semiconductor device is filled with a composition obtained from curing a preparation containing a cycloaliphatic polyepoxide and/or curable cyanate ester or prepolymer thereof; filler, e.g., an aluminum nitride or aluminum oxide filler, having a maximum particle size of 31 microns.
REFERENCES:
patent: 3949125 (1976-04-01), Roberts
patent: 4504283 (1985-03-01), Charvat
patent: 4579806 (1986-04-01), Schupp et al.
patent: 4604644 (1986-08-01), Beckham et al.
patent: 4999699 (1991-03-01), Christie et al.
patent: 5089440 (1992-02-01), Christie et al.
patent: 5250848 (1993-10-01), Christie et al.
Christie Frederick Richard
Papathomas Kostas I.
Wang David Wei
International Business Machines - Corporation
Picardat Kevin
LandOfFree
Solder interconnection structure and process for making does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Solder interconnection structure and process for making, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Solder interconnection structure and process for making will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-217883