Solder interconnection array with optimal mechanical integrity

Details Solder interconnection array with optimal mechanical integrity Solder interconnection array with optimal mechanical integrity

2011-03-08

2011-03-08

King, Roy (Department: 1733)

Metal fusion bonding

Process

Plural joints

C228S215000, C228S178000

Reexamination Certificate

active

07900809

ABSTRACT:
A method for assembling, and the resultant electronic module, includes attaching a chip to a substrate using a first solder interconnection array, and attaching a board to the substrate using a second solder interconnection array, which may be a single-melt or a dual-melt solder array. The second solder interconnection array resides entirely within a space defined between the board and substrate. A creep resistant structure is provided within this space for maintaining the defined space and optimizing integrity of the second solder interconnection array. The creep resistant structure may include an underfill material, balls, brackets, frames, collars or combinations thereof. Wherein the creep resistant structure is an underfill material, it is crucial that the substrate be attached to the board before either entirely encapsulating the second interconnection array with underfill material, or partially encapsulating the second solder interconnection array at discrete locations with underfill material.

REFERENCES:
patent: 4604644 (1986-08-01), Beckham et al.
patent: 5011870 (1991-04-01), Peterson
patent: 5060844 (1991-10-01), Behun et al.
patent: 5328085 (1994-07-01), Stoops et al.
patent: 5535526 (1996-07-01), White
patent: 5784261 (1998-07-01), Pedder
patent: 5803343 (1998-09-01), Sarma et al.
patent: 5803344 (1998-09-01), Stankavich et al.
patent: 5953814 (1999-09-01), Sozansky et al.
patent: 5968670 (1999-10-01), Brofman et al.
patent: 6015722 (2000-01-01), Banks et al.
patent: 6048656 (2000-04-01), Akram et al.
patent: 6121576 (2000-09-01), Hembree et al.
patent: 6177728 (2001-01-01), Susko et al.
patent: 6294271 (2001-09-01), Sumita et al.
patent: 6310120 (2001-10-01), Shiobara et al.
patent: 6333563 (2001-12-01), Jackson et al.
patent: 6373142 (2002-04-01), Hoang
patent: 6506869 (2003-01-01), Yamaguchi et al.
patent: 6572980 (2003-06-01), Klemarczyk et al.
patent: 6582993 (2003-06-01), Baba et al.
patent: 6586846 (2003-07-01), Ho
patent: 6632704 (2003-10-01), Kumamoto et al.
patent: 6649833 (2003-11-01), Caletka et al.
patent: 6674172 (2004-01-01), Vincent
patent: 6697261 (2004-02-01), Matsuda
patent: 6762509 (2004-07-01), Hilton et al.
patent: 6806560 (2004-10-01), Kobayashi
patent: 6841888 (2005-01-01), Yan et al.
patent: 6917113 (2005-07-01), Farooq et al.
patent: 7047633 (2006-05-01), Morganelli et al.
patent: 7323360 (2008-01-01), Gonzalez et al.
patent: 7445141 (2008-11-01), Daves et al.
patent: 2004/0134680 (2004-07-01), Dai et al.

Affiliated with

Also associated with

Rating

Solder interconnection array with optimal mechanical integrity does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Solder interconnection array with optimal mechanical integrity, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Solder interconnection array with optimal mechanical integrity will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2702485