Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – With polycrystalline semiconductor isolation region in...
Reexamination Certificate
2000-10-17
2003-04-29
Abraham, Fetsum (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
With polycrystalline semiconductor isolation region in...
C257S513000, C257S514000, C257S515000, C257S516000, C257S517000, C257S520000, C257S347000
Reexamination Certificate
active
06555891
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to a method and structure for selectively growing epitaxial silicon in a trench formed within a silicon-on-insulator (SOI) structure.
2. Related Art
A Dynamic Random Access Memory (DRAM) cell coupled to a silicon-on-insulator (SOI) structure is characterized by a significant degradation of DRAM capacitor charge retention time as compared with a DRAM cell on a bulk silicon substrate. A method and structure is needed for coupling a DRAM cell to a SOI substrate without having the significant degradation of the DRAM capacitor charge retention time.
Bipolar junction and Complementary Metal Oxide Silicon (BiCMOS) devices have bipolar transistors typically located more than 200 nm into the depth of the structure of the BiCMOS device which is deeper than the buried oxide layer of a typical SOI substrate. As a result, an integration of SOI Complementary Metal Oxide Semiconductor (CMOS) devices and bipolar transistors of BiCMOS devices is problematic. A method and structure is needed for integrating SOI CMOS devices and bipolar transistors of BiCMOS devices.
SUMMARY OF THE INVENTION
The present invention provides a method for forming an electronic structure, comprising the steps of:
forming a silicon-on-insulator (SOI) structure having a buried oxide layer (BOX) on a bulk silicon substrate, and a silicon layer on the BOX;
anisotropically etching the SOI structure to form a trench through the silicon layer, through the BOX, and through a depth D of the silicon substrate, wherein D≧0;
forming insulative spacers on sidewalls of the trench; and
growing an epitaxial layer of silicon or silicon-germanium alloy in the trench from a bottom of the trench to a height at or above the silicon layer, wherein the insulative spacers provide electrical insulation between the silicon layer outside the trench and the epitaxial layer.
The present invention provides an electronic structure, comprising:
a silicon-on-insulator (SOI) structure having a buried oxide layer (BOX) on a bulk silicon substrate, and a silicon layer on the BOX;
a trench through the silicon layer, through the BOX, and through a depth D of the silicon substrate, wherein D≧0;
insulative spacers on sidewalls of the trench; and
an epitaxial layer of silicon or silicon-germanium alloy in the trench from a bottom of the trench to a height at or above a top surface of the silicon layer, wherein the insulative spacers provide electrical insulation between the silicon layer outside the trench and the epitaxial layer.
The present invention provides a method and structure for having an epitaxial silicon layer in a trench that is within a SOI layer, wherein the epitaxial layer includes one or more electronic devices, and wherein the SOI layer outside the trench includes one or more electronic devices.
The present invention provides a method and structure for coupling a DRAM cell or a bipolar device to a SOI layer without having a significant degradation of the DRAM capacitor charge retention time.
REFERENCES:
patent: 4008111 (1977-02-01), Rutz
patent: 4571818 (1986-02-01), Robinson et al.
patent: 4601779 (1986-07-01), Abernathey et al.
patent: 4649627 (1987-03-01), Abernathey et al.
patent: 4893509 (1990-01-01), MacIver et al.
patent: 4910165 (1990-03-01), Lee et al.
patent: 4985745 (1991-01-01), Kitahara et al.
patent: 5004705 (1991-04-01), Blackstone
patent: 5086011 (1992-02-01), Shiota
patent: 5143862 (1992-09-01), Moslehi
patent: 5234535 (1993-08-01), Beyer et al.
patent: 5258318 (1993-11-01), Buti et al.
patent: 5294823 (1994-03-01), Eklund et al.
patent: 5321298 (1994-06-01), Moslehi
patent: 5352912 (1994-10-01), Crabbe et al.
patent: 5481126 (1996-01-01), Subramanian et al.
patent: 5496745 (1996-03-01), Ryum et al.
patent: 5516718 (1996-05-01), Lee
patent: 5543653 (1996-08-01), Grubisich
patent: 5627092 (1997-05-01), Alsmeier et al.
patent: 5656514 (1997-08-01), Ahlgren et al.
patent: 5770484 (1998-06-01), Kleinhenz
patent: 5789793 (1998-08-01), Kurtz et al.
patent: 5895953 (1999-04-01), Beasom
patent: 5956597 (1999-09-01), Furukawa et al.
Furukawa Toshiharu
Mandelman Jack A.
Moy Dan
Park Byeongju
Tonti William R.
Abraham Fetsum
International Business Machines - Corporation
Sabo William D.
Schmeiser Olsen & Watts
LandOfFree
SOI hybrid structure with selective epitaxial growth of silicon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SOI hybrid structure with selective epitaxial growth of silicon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SOI hybrid structure with selective epitaxial growth of silicon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3048928