SOI circuit with dual-gate transistors

Details SOI circuit with dual-gate transistors SOI circuit with dual-gate transistors

2000-09-20

2002-01-01

Bowers, Charles (Department: 2813)

Semiconductor device manufacturing: process

Making device or circuit emissive of nonelectrical signal

Including integrally formed optical element

C438S197000, C438S229000, C438S257000

Reexamination Certificate

active

06335214

ABSTRACT:

FIELD OF THE INVENTION
The field of the invention is the formation of silicon insulator integrated circuits employing dual-gate technology.
BACKGROUND OF THE INVENTION
The advantages of dual-gate transistors in SOI processing (e.g. improved short-channel effects and higher current drive) are well known.
Production of satisfactory dual-gate transistors using conventional processing techniques has not been achieved and the dominant approach for deep sub-micron lithography has involved vertical transistors.
SUMMARY OF THE INVENTION
The invention relates to a method of forming a dual-gate transistor that employs conventional processing to provide a back side gate that is self-aligned to the upper gate.
A feature of the invention is the use of a transfer method to generate marking features on the wafer backside comprising the formation of etch stop spacers on the edge of a gate stack and the etching of an alignment trench through the silicon device layer and through the buried oxide layer, so that deposition of an alignment layer on the bottom of the alignment trench provides a marker on the backside.
Another feature of the invention is etching the backside between the backside markers to provide a self-aligned backside aperture aligned with respect to the gate stack.


REFERENCES:
patent: 4595881 (1986-06-01), Kennan
patent: 5252842 (1993-10-01), Buck et al.
patent: 5266515 (1993-11-01), Robb et al.
patent: 5807783 (1998-09-01), Gaul et al.
patent: 5892246 (1999-04-01), Tsai et al.
patent: 5917210 (1999-06-01), Huang et al.
patent: 6004837 (1999-12-01), Gambino et al.
patent: 6114768 (2000-09-01), Gaul et al.
patent: 6143582 (2000-11-01), Vu et al.
patent: 6228691 (2001-05-01), Doyle
patent: 08340101 (1995-06-01), None

Affiliated with

Also associated with

Rating

SOI circuit with dual-gate transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with SOI circuit with dual-gate transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SOI circuit with dual-gate transistors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2837973