Electrical computers and digital processing systems: processing – Instruction fetching – Prefetching
Reexamination Certificate
2005-04-12
2008-12-30
Kindred, Alford W. (Department: 2181)
Electrical computers and digital processing systems: processing
Instruction fetching
Prefetching
Reexamination Certificate
active
07472256
ABSTRACT:
Profile information can be used to target read operations that cause a substantial portion of misses in a program. A software value prediction technique that utilizes latency and is applied to the targeted read operations facilitates aggressive speculative execution without significant performance impact and without hardware support. A software value predictor issues prefetches for targeted read operations during speculative execution, and utilizes values from these prefetches during subsequent speculative execution, since the earlier prefectches should have completed, to update a software value prediction structure(s). Such a software based value prediction technique allows for aggressive speculative execution without the overhead of a hardware value predictor.
REFERENCES:
patent: 5515538 (1996-05-01), Kleiman
patent: 5617550 (1997-04-01), Matsuo
patent: 5721957 (1998-02-01), Huang et al.
patent: 6029228 (2000-02-01), Cai et al.
patent: 6499101 (2002-12-01), Henry et al.
patent: 6523110 (2003-02-01), Bright et al.
patent: 6681318 (2004-01-01), Chaudhry et al.
patent: 6865579 (2005-03-01), Shaylor
patent: 6965982 (2005-11-01), Nemawarkar
patent: 7328433 (2008-02-01), Tian et al.
patent: 2003/0204588 (2003-10-01), Peebles et al.
patent: 2004/0154012 (2004-08-01), Wang et al.
patent: 2004/0154019 (2004-08-01), Aamodt et al.
patent: 2005/0071841 (2005-03-01), Hoflehner et al.
patent: 2005/0125802 (2005-06-01), Wang et al.
patent: 2006/0090063 (2006-04-01), Theis
patent: 2006/0161762 (2006-07-01), Eisen et al.
patent: 0510429 (1992-10-01), None
Li, Xiao-Feng, et al., “Software Value Prediction for Speculative Parallel Threaded Computations,” First Value-Prediction Workshop, Jun. 7, 2003, pp. 18-25.
Liao, Steve S.W., et al., “Post-Pass Binary Adaptation for Software-Based Speculative Precomputation,” Proceedings of the ACM SIGPLAN 2002 Conference on Programming Language Design and Implementation, 2002, ACM Press, New York, pp. 117-128.
Balkan, Deniz et al., “The Impact of Value Misspeculation on Branch Resolution in Out-of-Order Superscalar Microprocessors,” First Value Prediction Workshop (San Diego, California, USA), Jun. 7, 2003, pp. 3-9.
Desikan, Rajagopalan et al., “Lightweight Distributed Selective Re-Execution and its Implications for Value Speculation,” First Value Prediction Workshop (San Diego, California, USA), Jun. 7, 2003, pp. 10-17.
Hu, Shiwen et al., “The Role of Return Value Prediction in Exploiting Speculative Method-Level Parallelism,” First Value Prediction Workshop (San Diego, California, USA), Jun. 7, 2003, pp. 26-33.
Zahran, Mohamed M. et al., “Confidence Estimation for Register Value Communication in Speculative Multithreaded Architectures,” First Value Prediction Workshop (San Diego, California, USA), Jun. 7, 2003, pp. 34-40.
Chang, Jichuan et al., “Using Coherent Value Speculation to Improve Multiprocessor Performance,” First Value Prediction Workshop (San Diego, California, USA), Jun. 7, 2003, pp. 41-46.
Holly, Matthew & Driesen, Karel, “Achieving Simplified Predictor Designs Using Evolutionary Computation,” First Value Prediction Workshop (San Diego, California, USA), Jun. 7, 2003, pp. 47-54.
Sazeides, Yiannakis, “Instruction-Isomorphism in Program Execution,” First Value Prediction Workshop (San Diego, California, USA), Jun. 7, 2003, pp. 55-62.
Khamaisee, Assad et al., “Can Hot Traces Improve Value Prediction?,” First Value Prediction Workshop (San Diego, California, USA), Jun. 7, 2003, pp. 63-70.
Bhargava, Ravi & John, Lizy K., “Performance and Energy Impact of Instruction-Level Value Predictor Filtering,” First Value Prediction Workshop (San Diego, California, USA), Jun. 7, 2003, pp. 71-78.
Koushiro, Takenori & Sato, Toshinori, “An Energy-Efficient Speculative Chip-Multiprocessor Utilizing Trace-level Value Prediction,” First Value Prediction Workshop (San Diego, California, USA), Jun. 7, 2003, pp. 79-85.
Loh, Gabriel H:, “Width Prediction for Reducing Value Predictor Size and Power,” First Value Prediction Workshop (San Diego, California, USA), Jun. 7, 2003, pp. 86-93.
Annavaram et al., “Data Prefetching by Dependence Graph Precomputation”, Proceedings of the 28thAnnual International Symposium on Computer Architecture, Göteborg, Sweden, pp. 52-61, Jun. 30-Jul. 4, 2001.
Collins et al., “Speculative Precomputation: Long-range Prefectching of Delinquent Loads”, Proceedings of the 28thInternational Symposium on Computer Architecture, Göteberg, Sweden, pp. 14-25, Jul. 30-Jul. 4, 2001.
Kim et al., “Design and Evaluation of Compiler Algorithms for Pre-Execution”, Proceedings of the 10thInternational Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, California, 12 pages, Oct. 2002.
Kohout et al., “Multi-Chain Prefetching: Effective Exploitation of Inter-Chain Memory Parallelism for Pointer-Chasing Codes”, Proceedings of the 10thAnnual International Conference on Parallel Architectures and Compilations Techniques”, Washington, D.C., pp. 268-279, Sep. 8-12, 2001.
Kohout et al., “Multi-Chain Prefectching: Exploiting Memory Parallelism in Pointer-Chasing Codes”, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, Washington, D.C., pp. 268-279, Sep. 8-12, 2001.
Wang et al., “Speculative Precomputation: Exploring the Use of Multithreading for Latency”, Intel Technology Journal Q1, vol. 6, Issue 1, pp. 1-14, 2002.
Zilles et al., “Understanding the Backward Slices of Performance Degrading Instructions”, Proceedings of the 27thAnnual International Symposium on Computer Architecture, Vancouver, British Columbia, Canada, pp. 172-181, Jun. 12-14, 2000.
Kim et al., “A Study of Source-Level Compiler Algorithms for Automatic Construction of Pre-Execution Code”, ACM Transactions on Computer Systems, vol. 2, No. 3, pp. 1-52, Sep. 2001.
Abraham Santosh G.
Nair Sreekumar R.
Dorsey & Whitney LLP
Geib Benjamin
Kindred Alford W.
Sun Microsystems Inc.
LandOfFree
Software value prediction using pendency records of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Software value prediction using pendency records of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Software value prediction using pendency records of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4048139