Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2008-07-15
2008-07-15
Zhen, Wei Y. (Department: 2191)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
C717S151000, C712S023000, C712S231000, C712S245000
Reexamination Certificate
active
10739742
ABSTRACT:
A data processing system includes a grouping tool coupled to a processor. The grouping tool groups the stream of instructions such that each group of instructions has a dimensionless signature annotated thereto. An instruction prefetch unit of the processor fetches the stream of grouped instructions from a memory in the processor and an instruction issue logic unit of the processor identifies boundaries between the groups of instructions by executing a signature detection algorithm. In one embodiment, the data processing system includes a pipelined superscalar processor core and is capable of concurrently executing multiple instructions in the same or different pipeline stages.
REFERENCES:
patent: 4965724 (1990-10-01), Utsumi et al.
patent: 5119495 (1992-06-01), King
patent: 5450605 (1995-09-01), Grochowski et al.
patent: 5500942 (1996-03-01), Eickemeyer et al.
patent: 5560028 (1996-09-01), Sachs et al.
patent: 5794003 (1998-08-01), Sachs
patent: 5812810 (1998-09-01), Sager
patent: 5889999 (1999-03-01), Breternitz et al.
patent: 5930489 (1999-07-01), Bartkowiak et al.
patent: 6006033 (1999-12-01), Heisch
patent: 6032251 (2000-02-01), Tran et al.
patent: 6099585 (2000-08-01), Godfrey
patent: 6292884 (2001-09-01), Tran et al.
patent: 6360313 (2002-03-01), Sachs et al.
patent: 6694435 (2004-02-01), Kiddy
patent: 6799262 (2004-09-01), Blandy et al.
patent: 6813702 (2004-11-01), Ramey et al.
patent: 6892293 (2005-05-01), Sachs et al.
patent: 7039791 (2006-05-01), Sachs et al.
Jouppi et al., “Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines,” 1989, ACM, p. 272-282.
Nair et al., “Exploiting Instruction Level Parallelism in Processors by Caching Scheduled Groups,” 1997, ACM, p. 13-25.
Schneider et al., “Pipeline Behavior Prediction for Superscalar Processors by Abstract Interpretation,” 1999, ACM, p. 35-44.
Stark et al., “On Pipelining Dynamic Instruction Scheduling Logic,” 2000, ACM, p. 1-10.
Bush PLLC Mike
Chen Qing
LSI Corporation
Zhen Wei Y.
LandOfFree
Software-implemented grouping techniques for use in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Software-implemented grouping techniques for use in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Software-implemented grouping techniques for use in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3949465