Software and hardware simulation

Details Software and hardware simulation Software and hardware simulation

2008-04-29

2008-04-29

Shah, Kamini (Department: 2128)

Data processing: structural design, modeling, simulation, and em

Emulation

Of instruction

C703S013000, C703S020000, C702S002000, C702S014000, C702S028000, C702S118000, C716S030000, C716S030000, C716S030000, C714S739000

Reexamination Certificate

active

10079811

ABSTRACT:
A verification environment is provided that co-verifies a software component8and a hardware component10. Within the same environment using a common test controller18both hardware stimuli and software stimuli may be applied to their respective simulators. The response of both the software and the hardware to the simulation conducted can be monitored to check for proper operation.

REFERENCES:
patent: 5546562 (1996-08-01), Patel
patent: 5835764 (1998-11-01), Platt et al.
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5960182 (1999-09-01), Matsuoka et al.
patent: 6052524 (2000-04-01), Pauna
patent: 6182258 (2001-01-01), Hollander
patent: 6202044 (2001-03-01), Tzori
patent: 6209120 (2001-03-01), Kurshan et al.
patent: 6279146 (2001-08-01), Evans et al.
patent: 6408009 (2002-06-01), Campbell et al.
patent: 6470481 (2002-10-01), Brouhard et al.
patent: 6490545 (2002-12-01), Peng
patent: 6530054 (2003-03-01), Hollander
patent: 6565502 (2003-05-01), Bede et al.
patent: 6766284 (2004-07-01), Finch
patent: 6810373 (2004-10-01), Harmon et al.
patent: 1-112344 (1989-05-01), None
patent: 2000-259445 (2000-09-01), None
Xiao-Dong et al, “Implementation of Co-Verification Environment for Embedded System”Journal of Computer Aided Design and Computer Graphics, vol. 12, No. 10, Oct. 2000, pp. 736-739.
D. Nadamuni, “Co-Verification Tools: A Market Focus”Embedded Systems Programming, vol. 12, No. 9, Sep. 1999, pp. 119-122.
www.mentor.com “Core Based SoC Design System Verification Challenges”, 1999.
“Architecture for a Distribution Computing Environment Test Application—Harmonic”IBM Technical Disclosure Bulletin, vol. 39, No. 6, Jun. 1996, pp. 259-261.
A. Ghosh et al, “A Hardware-Software Co-Simulator for Embedded System Design and Debugging”IFIP International Conference on Computer Hardware Description Languages and their Applications, Aug./Sep. 1995, pp. 155-164.
H. Kawakita, “Scalable Design Scheme at System On-Chip Age, Final Round, Real-Time Built-in System Verification Method” Interface, vol. 24, No. 2, Feb. 1998, pp. 213-219.
N. Koyama et al, “Testing Phase Improvement by Using OS Simulation Technique in Reactive Program Development” IPPV Study Report, vol. 98, No. 64 (SE-120), Jul. 1998, pp. 93-100.

Affiliated with

Also associated with

Rating

Software and hardware simulation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Software and hardware simulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Software and hardware simulation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3925466