Software accessible cache metadata

Data processing: software development – installation – and managem – Software program development tool – Translation of code

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S145000, C711SE12026

Reexamination Certificate

active

08001538

ABSTRACT:
Various technologies and techniques are disclosed for providing software accessible metadata on a cache of a central processing unit. The metadata can include at least some bits for each virtual address, at least some bits for each cache line, and at least some bits for the cache overall. An instruction set architecture on the central processing unit is provided that includes additional instructions for interacting with the metadata. New side effects that are introduced into an operation of the central processing unit by a presence of the metadata and the additional instructions. The metadata can be accessed by at least one software program to facilitate an operation of the software program.

REFERENCES:
patent: 5940838 (1999-08-01), Schmuck et al.
patent: 6081883 (2000-06-01), Popelka et al.
patent: 6327175 (2001-12-01), Manapat et al.
patent: 6658539 (2003-12-01), Arimilli et al.
patent: 6754773 (2004-06-01), Ulrich et al.
patent: 6775727 (2004-08-01), Moyer
patent: 6880045 (2005-04-01), Pong et al.
patent: 7114036 (2006-09-01), DeWitt, Jr. et al.
patent: 7188216 (2007-03-01), Rajkumar et al.
patent: 2002/0087614 (2002-07-01), Kocev et al.
patent: 2004/0015642 (2004-01-01), Moir
patent: 2005/0086446 (2005-04-01), McKenney et al.
patent: 2005/0210198 (2005-09-01), Dimpsey et al.
patent: 2006/0085591 (2006-04-01), Kumar et al.
patent: 2006/0161740 (2006-07-01), Kottapalli et al.
Saha, Bratin, et al. “Architectural Support for Software Transactional Memory.” The 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06). 12 pages. 2006.
Marathe, Virendra J., et al. “Lowering the Overhead of Nonblocking Sortware Transactional Memory.” 11 pages. May 17, 2006.
Adl-Tabatabai, Ali-Reza, et al. “Unlocking Concurrency.” ACM QUEUE.10 pages. Dec./Jan. 2006-2007.
Moore, Kevin, et al. “LogTM: Log-based Transactional Memory.” 12th Annual International Symposium on High Performance Computer Architecture (HPCA-12). 12 pages. Feb. 2006.
Harris, Tim, et al. “Optimizing Memory Transactions.” 12 pages. 2006.
International Search Report and Written Opinion Received for PCT Application No. PCT/US2008/065370, mailed on Oct. 31, 2008, 10 pages.
International Search Report and Written Opinion for International Application No. PCT/US2008/065381, Jan. 16, 2009, 11 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Software accessible cache metadata does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Software accessible cache metadata, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Software accessible cache metadata will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2639791

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.