Excavating
Patent
1997-04-17
1998-11-10
Canney, Vincent P.
Excavating
G06F 1100
Patent
active
058355049
ABSTRACT:
A method of cache testing and fault correction is implemented subsequent to wafer dicing. Cache testing is moved from wafer level to the built-in self test (BIST) at machine level. The BIST is utilized along with cache redundancy for fault correction. The processor initiates a cache line test using BIST upon power-up. When the processor is powered up and the test mode pins are set for the array test, the array BIST test begins. The BIST traverses the array and tests each word line for hardware faults. Upon detection of a fault, the current address is stored in one of N fault address registers contained in the processor. These fault address registers are used to address redundant cache lines and therefore act as "soft" fuses. The entire cache structure is traversed in this manner with the addresses of any line faults being stored. If the number of found faults, indicated by stored addresses, are less than the number of redundant fault lines, then the processor self test will proceed to the next test. However, if the number of faults exceed the maximum number N of redundant fault registers, then an error condition will be broadcast to either a set of pins or registers, and the cache will not be allowed to be enabled.
REFERENCES:
patent: 4357656 (1982-11-01), Saltz et al.
patent: 5070502 (1991-12-01), Supnik
patent: 5204836 (1993-04-01), Reed
patent: 5537665 (1996-07-01), Patel et al.
patent: 5548713 (1996-08-01), Petry et al.
patent: 5551004 (1996-08-01), McClure
patent: 5596716 (1997-01-01), Byers et al.
T. Jaber, et al., "Using Partially Good Data Cache VLSI Chips in an Environment of Flexible System Configuration", IBM Technical Bulletin, vol. 32, No. 12,May 1990, pp. 139-141.
"Built-In-Self-Test of Arrays Embedded in Logic Chips", IBM Technical Disclosure Bulletin, vol. 33, No. 1B, Jun. 1990, pp. 306-309.
Balkin David K.
Houle Robert M.
Torino Kenneth
Ventrone Sebastian T.
Canney Vincent P.
International Business Machines - Corporation
Schkurko Eugene
LandOfFree
Soft fuses using bist for cache self test does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Soft fuses using bist for cache self test, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Soft fuses using bist for cache self test will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1524707