Smart peripheral back-power prevention

Details Smart peripheral back-power prevention Smart peripheral back-power prevention

1997-09-30

1999-11-16

Gaffin, Jeffrey

Electrical transmission or interconnection systems

Plural load circuit systems

Selectively connected or controlled load circuits

307 40, 307 85, 307141, H02J 100

Patent

active

059863528

ABSTRACT:
An apparatus for preventing peripherals from back powering a host computer is disclosed. The apparatus use a timer and associated logic circuitry to determine the time period between signals being sent to the host computer from the peripheral device. Under predetermined time-out conditions, the current output by the peripheral is disabled to prevent the peripheral from back powering a main computer.

REFERENCES:
patent: 4052566 (1977-10-01), MacKay
patent: 4052567 (1977-10-01), MacKay
patent: 4124888 (1978-11-01), Washburn
patent: 4156112 (1979-05-01), Moreland
patent: 4377754 (1983-03-01), Thompson
patent: 4435706 (1984-03-01), Callan
patent: 4558316 (1985-12-01), Yong
patent: 4682168 (1987-07-01), Chang et al.
patent: 5446320 (1995-08-01), Scharnberg et al.
patent: 5483464 (1996-01-01), Song
patent: 5486726 (1996-01-01), Kim et al.
patent: 5553070 (1996-09-01), Riley
patent: 5613092 (1997-03-01), Lim et al.
patent: 5684343 (1997-11-01), Riley
patent: 5726988 (1998-03-01), Riley
patent: 5748616 (1998-05-01), Riley
patent: 5764647 (1998-06-01), Riley

Affiliated with

Also associated with

Rating

Smart peripheral back-power prevention does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Smart peripheral back-power prevention, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Smart peripheral back-power prevention will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1328287