Smart buffer circuit to match a delay over a range of loads

Details Smart buffer circuit to match a delay over a range of loads Smart buffer circuit to match a delay over a range of loads

2006-03-07

2006-03-07

Nguyen, Minh (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Rectangular or pulse waveform width control

C327S291000

Reexamination Certificate

active

07009437

ABSTRACT:
A clock duty cycle correction circuit. The duty cycle correction circuit is provided at a receiver in a clock distribution network to correct a duty cycle of a distributed clock signal.

REFERENCES:
patent: 5008636 (1991-04-01), Markinson et al.
patent: 5122679 (1992-06-01), Ishii et al.
patent: 5398262 (1995-03-01), Ahuja
patent: 5444407 (1995-08-01), Ganapathy et al.
patent: 5572158 (1996-11-01), Lee et al.
patent: 5614855 (1997-03-01), Lee et al.
patent: 5828250 (1998-10-01), Konno
patent: 5852640 (1998-12-01), Kliza et al.
patent: 5914996 (1999-06-01), Huang
patent: 5964880 (1999-10-01), Liu et al.

Affiliated with

Also associated with

Rating

Smart buffer circuit to match a delay over a range of loads does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Smart buffer circuit to match a delay over a range of loads, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Smart buffer circuit to match a delay over a range of loads will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3527885