Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2007-12-11
2007-12-11
Mai, Tan V. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
10728395
ABSTRACT:
A multiplier circuit to receive a multiplier and a multiplicand comprises at least one Booth encoder circuit to encode a plurality of multiplier bits into four encoded outputs. The encoded outputs select Booth-multiply functions. The circuit also includes a plurality of multiplexer circuits, one multiplexer circuit for each bit of the multiplicand. The at least one of the plurality multiplexer circuits includes four pass gates coupled to receive a multiplicand bit, a complement of the multiplicand bit, multiplexed data from a next lower order multiplexer circuit and the encoded outputs of the Booth encoder circuit outputs to provide one bit of a partial product at a multiplexer output.
REFERENCES:
patent: 5818743 (1998-10-01), Lee et al.
patent: 5880985 (1999-03-01), Makineni et al.
patent: 5917741 (1999-06-01), Ng
patent: 5943250 (1999-08-01), Kim et al.
patent: 6035316 (2000-03-01), Peleg et al.
patent: 6035318 (2000-03-01), Abdallah et al.
patent: 6055555 (2000-04-01), Boswell et al.
patent: 6065032 (2000-05-01), Nicol
patent: 6173304 (2001-01-01), Goldovsky
patent: 6240438 (2001-05-01), Goto
patent: 6269384 (2001-07-01), Oberman
patent: 6275842 (2001-08-01), Nicol
patent: 6286023 (2001-09-01), Purcell et al.
patent: 6301599 (2001-10-01), Chehrazi et al.
patent: 6308195 (2001-10-01), Hirase et al.
patent: 6393454 (2002-05-01), Chu
patent: 6460065 (2002-10-01), Purcell
patent: 6535902 (2003-03-01), Goto
patent: 6684236 (2004-01-01), Farnbach
patent: 6721774 (2004-04-01), Lee et al.
patent: 7069290 (2006-06-01), Garrett et al.
patent: 7096246 (2006-08-01), Ferroussat
patent: 2003/0158880 (2003-08-01), Ng
“Booth Recoding”,ASIC Design for Signal Processing, Available at http://www.geoffknagge.com/fyp/booth.shtml, 4 pages.
Cooper, A. R., “Parallel Architecture Modified Booth Multiplier”,IEEE Procedings G—Circuits, Devices, and Systems, 135(3), (Jun. 1988),125-128.
Fried, R., “Minimizing Energy Dissipation in High-Speed Multipliers”,Proceedings of the 1997 International Symposium on Low Power Electronics and Design(ISLPED '97), (Aug. 1997), 214-219.
Goldovsky, A. , et al., “Design and Implementation of a 16 by 16 Low-Power Two's Complement Multiplier”,Proceedings, IEEE International Symposium on Circuits and Systems(ISCAS 2000), (May 28-31, 2000), 345-348.
Intel Corporation
Mai Tan V.
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Smaller and lower power static mux circuitry in generating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Smaller and lower power static mux circuitry in generating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Smaller and lower power static mux circuitry in generating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3859675