Cryptography – Particular algorithmic function encoding
Reexamination Certificate
2011-01-18
2011-01-18
Pyzocha, Michael (Department: 2437)
Cryptography
Particular algorithmic function encoding
C380S037000
Reexamination Certificate
active
07873161
ABSTRACT:
A small hardware implementation is provided for the Advanced Encryption Standard SubByte function that implements the affine transform and inverse transform in a single Affine-All transform using a multiplicative inverse ROM. The logic is greatly reduced and the maximum path delay is reduced compared to a multiplexor implementation and is slightly greater than a ROM implementation.
REFERENCES:
patent: 5091942 (1992-02-01), Dent
patent: 6937727 (2005-08-01), Yup et al.
patent: 7043016 (2006-05-01), Roelse
patent: 7460666 (2008-12-01), Morioka et al.
patent: 2003/0108195 (2003-06-01), Okada et al.
patent: 2003/0133568 (2003-07-01), Stein et al.
patent: 2003/0198345 (2003-10-01), Van Buer
patent: WO 03 010919 (2003-02-01), None
Satoh, Akashi et al., “Acompact Rijndael Hardware Architecture with S-Box Optimization,” 2001, pp. 239-254.
Jarvinen, Kimmo et al., “A Fully Pipelined Memoryless 17.8 Gbps AES-128 Encryptor,” Feb. 25, 2003, pp. 207-215.
Rodrigues-Henriquez, F. et al. “4.2 Gbit/s single-chip FPGA implementation of AES algorithm,” received Apr. 2, 2003 for Electronics Letters vol. 39 No. 15, Jul. 24, 2003, pp. 1115-1116.
Mangard, Stefan et al., “A Hightly Regular and Scalable AES Hardware Architecture”, IEEE Transaction on Computers, vol. 52, No. 4, Apr. 2003, pp. 483-491.
Daemen J et al: “AES Proposal: Rijndaer”, AES Proposal, Sep. 3, 1999, pp. 1-45.
Liu Xiangyu and Cao Xiuying, “Hardware Implementation of Rijndael Ciper Algorithm”, Communication Technology, No. 8 (2002). (Chinese original with certified English manual translation).
Federal Information Processing Standards Publn. 197, “Announcing the Advanced Encryption Standard (AES)”, 51 pgs. (Nov. 26, 2001).
Machine English Translation of specification & claims of WO 03/010919A1(previously cited).
NXP B.V.
Pyzocha Michael
LandOfFree
Small hardware implementation of the subbyte function of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Small hardware implementation of the subbyte function of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Small hardware implementation of the subbyte function of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2672356