Sliced synchronous simulation engine for high speed simulation o

Details Sliced synchronous simulation engine for high speed simulation o Sliced synchronous simulation engine for high speed simulation o

1995-09-07

1999-01-19

Teska, Kevin J.

G06F 9455

Patent

active

058623612

ABSTRACT:
A custom simulation engine is provided which operates upon a set of statically scheduled events. The simulation engine is automatically created from a functional description of the integrated circuit design. Each element of each partition within the functional description is analyzed and events related to the element are scheduled. The statically scheduled events are used to produce scheduled source code, which is then compiled to produce the simulation engine. VHDL or Verilog descriptions are similarly automatically created from the functional description. Subsequently, the VHDL or Verilog descriptions are synthesized into a netlist describing a final design of an integrated circuit. The entire process is automatic, and so the simulation engine and the netlist are functionally equivalent by construction. No simulation of the VHDL or Verilog descriptions is required as the present simulation engine correctly represents the design. Manual development of a custom simulation engine is eliminated. Additionally, the current simulation engine may enable software intended to be run upon the modeled integrated circuit to be executed prior to receiving hardware. Software and hardware may be concurrently designed and verified.

REFERENCES:
patent: 4656603 (1987-04-01), Dunn
patent: 4813013 (1989-03-01), Dunn
patent: 4967386 (1990-10-01), Maeda et al.
patent: 5034899 (1991-07-01), Schult
patent: 5067091 (1991-11-01), Nakazawa
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5146583 (1992-09-01), Matsumaka et al.
patent: 5155836 (1992-10-01), Jordan et al.
patent: 5164911 (1992-11-01), Juran et al.
patent: 5220512 (1993-06-01), Watkins et al.
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5258919 (1993-11-01), Yamanouchi et al.
patent: 5274793 (1993-12-01), Kuroda et al.
patent: 5276855 (1994-01-01), Kitahara
patent: 5331569 (1994-07-01), Iijima
patent: 5333032 (1994-07-01), Matsumoto et al.
patent: 5345393 (1994-09-01), Ueda
patent: 5371683 (1994-12-01), Fukazawa et al.
patent: 5544067 (1996-08-01), Rostoker et al.
Event Scheduling in Window Based Parallel Simulation Schemes, Ayani and Rajaei, Mar. 1992.
Impact of Event Scheduling on Performance of Time Warp Parallel Simulations, Ahmed, Ronngren and Ayani, May 1994.

Affiliated with

Also associated with

Rating

Sliced synchronous simulation engine for high speed simulation o does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sliced synchronous simulation engine for high speed simulation o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sliced synchronous simulation engine for high speed simulation o will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1254501