Slew rate limited output buffer with bypass circuitry

Details Slew rate limited output buffer with bypass circuitry Slew rate limited output buffer with bypass circuitry

1992-08-31

1994-04-05

Westin, Edward P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307263, 307473, 307451, H03K 1716, H03K 604, H03K 190948

Patent

active

053008286

ABSTRACT:
An output driver stage for an integrated circuit device includes slew rate control on the final logic gate. Slew rate control is provided by resistors located in the power supply path for the gate. A switch is connected in parallel across the resistor, and can be used to short the resistor to disable or reduce slew rate limiting. The switch is connected to another location within the output circuitry, and disables or reduces the slew rate limiting resistor during a portion of the switching cycle. This provides for slew rate limiting during a portion of switching when it is most needed, and disables it when slew rate limiting is not required.

REFERENCES:
patent: 4532439 (1985-07-01), Koike
patent: 4612466 (1986-09-01), Stewart
patent: 4791321 (1988-12-01), Tanaka et al.
patent: 4800298 (1989-01-01), Yu et al.
patent: 4859870 (1989-08-01), Wong et al.
patent: 4959561 (1990-09-01), McDermott et al.
patent: 5111076 (1992-05-01), Tarng
Sedra et al.; Microelectronic Circuits; .COPYRGT.1987 by Holt, Rinehart and Winston, Inc.; p. 351.

Affiliated with

Also associated with

Rating

Slew rate limited output buffer with bypass circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Slew rate limited output buffer with bypass circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Slew rate limited output buffer with bypass circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-513990