Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Current driver
Reexamination Certificate
1999-11-23
2002-09-17
Le, Dinh T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Current driver
C326S030000, C326S086000, C326S082000
Reexamination Certificate
active
06452428
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to circuit output drivers and in particular the present invention relates to a circuit for controlling slew rates.
BACKGROUND OF THE INVENTION
Integrated circuits can be provided to communicate data over a communication bus. The integrated circuits include both a data transmitter, or driver circuit, and a receiver circuit. Communicating data signals on the communication bus can be complicated and is the subject of extensive studies relating to transmission lines. To reduce data signal ringing and signal interference, the rise time or slew rate of a signal transmitted on the data bus is often controlled. In addition, an impedance mismatch between the integrated circuit driver and the communication bus can increase the signal ringing and interference. As such, it is common to employ techniques to reduce impedance mismatch.
In addition to controlling data communication slew rate and driver circuit impedance matching, a reduction in the communication bus lines is desired. That is, two data lines can be provided between integrated circuits. One data line communicates in a first direction, while the second data line is used for data communication in an opposite second direction. It is desired to reduce the two data lines by using a single data communication line. By using a single data line which communicates data in two directions simultaneously, signal interference between the two data signals creates additional difficulties in reliable data communication. As such, reference circuitry can be used to subtract a data signal, which is being transmitted, from the data signal received to isolate the received data.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a bidirectional data communication circuit which can provide slew rate control on transmitted data and maintain adequate noise margin on received data signals.
SUMMARY OF THE INVENTION
In one embodiment, a data communication circuit comprises a delay line circuit coupled to receive an output data signal. The delay line circuit includes a plurality of output connections for providing the output data signal, where a signal provided on each of the plurality of output connections is delayed from a previous one of the plurality of output connections. A data driver circuit is provided which comprises a plurality of stage circuits coupled to the plurality of output connections of the delay line circuit such that a slew rate of a data signal transmitted by the data driver circuit can be controlled by the delay line circuit. A data receiver circuit is coupled to the delay line circuit. A slew rate of a reference voltage signal coupled to the data receiver circuit can be controlled by the delay line circuit such that the slew rate of the data signal transmitted by the data driver circuit and the slew rate of a reference voltage signal are substantially the same.
In another embodiment, an integrated circuit is provided which comprises an output connection which can be coupled to an external data communication line, and a delay circuit having an input connection for receiving a data signal and a propagation path comprising a plurality of delay circuits. The delay circuit has a plurality of output connections located along the propagation path to provide digital output signals in response to the received data signal. A data driver circuit is coupled to the output connection and the plurality of output connections of the delay circuit. The data driver circuit comprises a plurality of stage circuits which can be selectively activated by the digital output signals to control a slew rate of an output data signal coupled to the output connection and maintain a constant impedance at the output connection while the data signal is transmitted. A data receiver circuit is provided which comprises a first input coupled to the output connection, a second input coupled to receive a first reference voltage signal, and a third input coupled to receive a second reference voltage signal. The data receiver circuit further comprises slew rate control circuitry coupled to the plurality of output connections of the delay circuit to control a slew rate of a trip point between the first and second reference voltage signals.
REFERENCES:
patent: 4797631 (1989-01-01), Hsu et al.
patent: 4958133 (1990-09-01), Bazes
patent: 5515003 (1996-05-01), Kimura
patent: 5532630 (1996-07-01), Waggoner et al.
patent: 5602509 (1997-02-01), Kimura
patent: 6040714 (2000-03-01), Klein
patent: 6137360 (2000-10-01), Memida
Coban, A.L., et al., “A 1.75V rail-to-rail CMOS op amp”,1994 IEEE International Symposium on Circuits and Systems, vol. 5 of 6, 497-500, (1994).
de Langen, K., et al., “Compact Low-Voltage Power-Efficient Operational Amplifier Cells for VLSI”,IEEE Journal of Solid-State Circuits, vol. 33, 1482-1496, (Oct. 1998).
Sakurai, S., et al., “Robust Design of Rail-to-Rail CMOS Operational Amplifiers for a Low Power Supply Voltage”,IEEE Journal of Solid-State Circuits, vol. 31, 146-156, (Feb. 1996).
Chansungsan Chaiyuth
Kennedy Joseph T.
Mooney Stephen R.
Nag Prantik K.
Intel Corporation
Le Dinh T.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Slew rate control circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Slew rate control circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Slew rate control circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2893722