Boots – shoes – and leggings
Patent
1994-12-14
1997-04-29
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364490, 364578, G06F 1900
Patent
active
056258038
ABSTRACT:
A power usage simulator generates, for all the logic cells in a circuit cell library, a power model that characterizes a cell's power consumption behavior as a two-part, piecewise-linear function based on signal slew rates and output load. A logic simulator is modified so that for each signal transition in a specified logic circuit, the logic simulator performs a power usage computation utilizing the power usage model for all cells affected by each signal transition. The power usage value for each signal transition is posted to a power usage output data structure, with each posted power usage value having an associated time value. The posted power usage values are then analyzed by (A) accumulating the posted power usage values to provide a total power usage value, and (B) clocking the accumulation of power usage values with an end user set clock rate so as to produce a power usage profile indicating the time varying rate of power consumption during the simulation time period. The clocked accumulation of power usage enables easy detection of whether the peak rate of power consumption during the simulation time exceeds a specified threshold (e.g., a threshold associated with a particular power bus design). Thus, data generated by the power usage simulation may be used, either directly or indirectly to determine that the simulated logic circuit requires a larger power bus design, or that the logic circuit should be modified so as to reduce its peak power usage rate.
REFERENCES:
patent: 4698760 (1987-10-01), Lembach et al.
patent: 5274568 (1993-12-01), Blinne et al.
patent: 5396615 (1995-03-01), Tani
patent: 5400270 (1995-03-01), Fukui et al.
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5446676 (1995-08-01), Huang et al.
patent: 5452225 (1995-09-01), Hammer
patent: 5473548 (1995-12-01), Omori et al.
patent: 5481469 (1996-01-01), Brasen et al.
patent: 5487018 (1996-01-01), Loos et al.
Chan et al., "Managing IC Power Needs", High Performance Systems, Apr. 1990, pp. 69-74.
Apr. 19, 1996 PCT Search Report.
Grossman Michael R.
McNelly Andrew J.
Misheloff Michael N.
Sarin Harish K.
Seiler Bruce S.
Nguyen Tan Q.
Teska Kevin J.
VLSI Technology Inc.
LandOfFree
Slew rate based power usage simulation and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Slew rate based power usage simulation and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Slew rate based power usage simulation and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-714388