Patent
1986-08-14
1989-09-19
James, Andrew J.
357 234, 357 2315, 357 54, H01L 2978
Patent
active
048686190
ABSTRACT:
An electrically erasable programmable memory device which is programmable in the manner of an EPROM and erasable in the manner of an EEPROM. A dielectric layer between the control gate and the floating gate is provided having a high dielectric constant. A thin, uniform gate dielectric layer is provided which demonstrates minimal trapping. Finally, an asymmetrical source/drain junction is provided wherein the source includes a shallow portion and a deeper portion, which deeper portion defines the overlap between the source and the floating gate. In the preferred embodiment the dielectric between the control gate and the floating gate comprises tantalum pentoxide, the thin dielectric layer comprises oxynitride, and the deep diffusion portion of the source comprises phosphorous.
REFERENCES:
patent: 3500142 (1970-03-01), Kahng
patent: 3979613 (1976-09-01), Kroger et al.
patent: 4250206 (1981-02-01), Bate et al.
patent: 4291321 (1981-09-01), Pfleiderer
patent: 4295150 (1981-10-01), Adam
patent: 4471405 (1984-09-01), Howard et al.
patent: 4622656 (1986-11-01), Kamiya et al.
patent: 4630086 (1986-12-01), Sato et al.
Insulating Films on Semiconductors, Kuiper et al., pp. 118-120, 1983.
Chang Thomas
Mukherjee Satyen
Exel Microelectronics Inc.
James Andrew J.
Soltz David L.
LandOfFree
Single transistor electrically programmable memory device and me does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single transistor electrically programmable memory device and me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single transistor electrically programmable memory device and me will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-372362