Single-stage and multi-stage low power interconnect...

Details Single-stage and multi-stage low power interconnect... Single-stage and multi-stage low power interconnect...

2006-01-31

2006-01-31

Williams, Howard L. (Department: 2819)

Coded data generation or conversion

Digital code to digital code converters

C326S082000

Reexamination Certificate

active

06992603

ABSTRACT:
An interconnect architecture is provided to reduce power consumption. A first driver may drive signals on a first interconnect and a second driver may drive signals on a second interconnect. The first driver may be powered by a first voltage and the second driver may be powered by a second voltage different than the first voltage.

REFERENCES:
patent: 5337252 (1994-08-01), Lac et al.
patent: 5689258 (1997-11-01), Nakamura et al.
patent: 5763908 (1998-06-01), Han et al.
patent: 6708314 (2004-03-01), Trivedi et al.
patent: 2003/0025122 (2003-02-01), Nakamura et al.
Lin Li et al., A Crosstalk Aware Interconnect with Variable Cycle Transmission, Feb. 16, 2004, IEEE, Proceedings of the Design, Automation and Test in Europe Conference & Exhibition (DATE'04), vol. 1, pp. 102-107.
Rajesh Kumar et al.; “Interconnect and Noise Immunity Design for the Pentium 4 Processor;” Intel Technology Journal Q1, 2001; pp. 1-12, no month given.
Daniel Wiklund et al., “SoCBUS: Switched Network on Chip for Hard Real Time Embedded Systems;” Eight Unnumbered Pages, Date No Earlier Than 2002, Apr. 2003.
Ismail et al., “Repeater Insertion in RLC Lines for Minimum Propagation Delay,” 1999 IEEE, pp. VI-404-VI-407, no month given.
Maged Ghoneima et al., “Utilizing the Effect of Relative Delay on Energy Dissipation in Low-Power On-Chip Buses;” pp. 1-25, no date given.
Muhammad Khellah et al., “Static Pulsed Bus for On-Chip Interconnects,” 2002 Symposium on VLSI Circuits Digest of Technical Papers, pp. 78-79, 2002, no month given.
Youngsoo Shin et al, “Coupling-Driven Bus Design for Low-Power Application-Specific Systems” DAC2001, Jun. 18-22, 2001, Las Vegas, Nevada.
Mircea R. Stan, et al, “Bus-Invert Coding for Low-Power I/O,” IEEE Transactions on Very Large Scale Integration (VLSI) systems, vol. 3, No. 1, Mar. 1995.
Kei Hirose et al., “A Bus Delay Reduction Technique Considering Crosstalk,” 5 unnumbered pages, Date No Earlier Than 1999, no date.

Affiliated with

Also associated with

Rating

Single-stage and multi-stage low power interconnect... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single-stage and multi-stage low power interconnect..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-stage and multi-stage low power interconnect... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3540168