Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Patent
1996-09-19
1999-07-06
Wambach, Margaret R.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
327210, 327211, 327218, H03K 337
Patent
active
059202181
ABSTRACT:
A single phase edge-triggered dual-rail dynamic flip-flop circuit for use with dynamic logic gates includes an input stage, precharge stage and buffer. The input stage is coupled to receive a data-input signal and a clock signal. During the precharge phase, the input stage provides an output signal that is the complement of the data input signal. When the data input signal is provided by a dynamic logic gate, the input stage output signal is precharged to a logic high level. During the evaluation phase, the input stage generates an output signal that either remains at a logic high level or else transitions from high-to-low. The precharge stage receives the output signal from the input stage and the clock signal. During the precharge phase, the precharge stage generates a logic high level output signal independently of the signal received from the input stage. However, the logic high level signal from the input stage turns on hard a n-channel transistor in the precharge stage, which minimizes the delay through the precharge stage during the evaluation phase. During the evaluation phase, the precharge stage outputs the complement of the output signal received from the input stage. The buffer is coupled to receive the output signal from the precharge stage. During both the precharge and evaluation phases, the buffer outputs the complement of the output signal received from the precharge stage.
REFERENCES:
patent: 5208489 (1993-05-01), Houston
patent: 5440243 (1995-08-01), Lyon
patent: 5453708 (1995-09-01), Gupta et al.
patent: 5461331 (1995-10-01), Schorn
patent: 5461649 (1995-10-01), Bailey et al.
patent: 5497114 (1996-03-01), Shimozono et al.
patent: 5517136 (1996-05-01), Harris et al.
patent: 5760627 (1998-06-01), Gregor et al.
Yuan, Jiren et al., "A True Single-Phase-Clock Dynamic CMOS Circuit Technique", IEEE Journal Of Solid-State Circuits, vol. 22, Oct. 1987, pp. 899-901.
Yuan, Jiren et al., "High-Speed CMOS Circuit Technique", IEEE Journal Of Solid-State Circuits, vol. 24., Feb. 1989, pp. 62-70.
Jiren Yuan et al., "New Single-Clock CMOS Latches and Flipflops with Improved Speed and Power Savings," IEEE Journal of Solid-State Circuits, vol. 32, 62-69 1997.
N.B. Gaddis et al., "A 56-Entry Instruction Reorder Buffer" 1996 IEEE International Solid-State Circuits Conference, pp. 212-213 (1996).
H. Partovi et al., "Flow-through Latch and Edge-Triggered Flip-flop Hybrid Elements," ISSCC Slide Supplement, p. 104 (1996).
Masakasu Shoji, CMOS Digtial Circuit Technology, Prentice Hall NJ, pp. 216-217 (1988).
"Power Saving Latch," IBM Technical Disclosure Bulletin, vol. 39, No. 4, pp. 65-66, Apr., 1996.
Jiren Yuan et al., "A True Single Phase Clock Dynamic CMOS Circuit Technique," IEEE Journal of Solid-State Circuits, vol. 22, 899-901, 1997.
Jiren Yuan et al., "High Speed Circuit CMOS Circuit Technique," IEEE Journal of Solid-State Circuits, vol. 24, 62-70, 1989.
Amir Chaim
Klass Edgardo F.
Sun Microsystems Inc
Wambach Margaret R.
LandOfFree
Single-phase edge-triggered dual-rail dynamic flip-flop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single-phase edge-triggered dual-rail dynamic flip-flop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-phase edge-triggered dual-rail dynamic flip-flop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-902189