Single package, multiple, electrically isolated power semiconduc

Details Single package, multiple, electrically isolated power semiconduc Single package, multiple, electrically isolated power semiconduc

1990-03-01

1991-05-28

Jackson, Jr., Jerome

357 70, 357 72, 357 69, H01L 2302

Patent

active

050198939

ABSTRACT:
Single package, electrically isolated dual, triple, quad, etc., power semiconductor devices are provided without use of ceramic or other isolators between the semiconductor die and the die support. For example, isolated dual power transistors, each having three leads, are encapsulated within the same package outline and lead footprint as a seven lead TO-218 or TO-220 by dividing the die flag into two spaced-apart portions, one for each die, connecting the first three leads to the first transistor and die flag, connecting the last three leads to the second transistor and die flag, and omitting the centrally located fourth lead. The spaced-apart die flags and leads are supported by a molded encapsulation.

REFERENCES:
patent: 4589010 (1986-05-01), Tateno et al.

Affiliated with

Also associated with

Rating

Single package, multiple, electrically isolated power semiconduc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single package, multiple, electrically isolated power semiconduc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single package, multiple, electrically isolated power semiconduc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-39546