Single late-write for standard synchronous SRAMs

Details Single late-write for standard synchronous SRAMs Single late-write for standard synchronous SRAMs

2008-07-22

2008-07-22

Phan, Trong (Department: 2827)

Static information storage and retrieval

Addressing

Sync/clocking

C365S189020, C365S189050, C365S189120, C365S230080

Reexamination Certificate

active

07403446

ABSTRACT:
Synchronous SRAM may conform to Std. Sync or early-write at an external interface whilst providing late-write internally.

REFERENCES:
patent: 4841487 (1989-06-01), Demura et al.
patent: 5473574 (1995-12-01), Clemen et al.
patent: 5517462 (1996-05-01), Iwamoto et al.
patent: 5717653 (1998-02-01), Suzuki
patent: 5757704 (1998-05-01), Hachiya
patent: 5761150 (1998-06-01), Yukutake et al.
patent: 5781480 (1998-07-01), Nogle et al.
patent: 5841732 (1998-11-01), Mick
patent: 5933385 (1999-08-01), Jiang et al.
patent: 6134180 (2000-10-01), Kim et al.
patent: 6144616 (2000-11-01), Suzuki et al.
patent: 6215724 (2001-04-01), Pawlowski
patent: 6320794 (2001-11-01), Kang et al.
patent: 6360307 (2002-03-01), Raftery et al.
patent: 6381684 (2002-04-01), Hronik et al.
patent: 6418077 (2002-07-01), Naven
patent: 6498755 (2002-12-01), Takahashi et al.
patent: 6636444 (2003-10-01), Uchida et al.
patent: 6640266 (2003-10-01), Arcoleo et al.
patent: 6674686 (2004-01-01), Noh et al.
patent: 6707743 (2004-03-01), Leung et al.
patent: 6711070 (2004-03-01), Kashihara et al.
patent: 6728161 (2004-04-01), Roohparvar
patent: 6735140 (2004-05-01), Fiscus et al.
patent: 6789180 (2004-09-01), Rezeanu
patent: 6795370 (2004-09-01), Ohshima et al.
patent: 6938142 (2005-08-01), Pawlowski
patent: 6975558 (2005-12-01), Farmwald et al.
patent: 2002/0161981 (2002-10-01), Tsuchida et al.
patent: 2003/0039212 (2003-02-01), Lloyd et al.
patent: 2004/0079968 (2004-04-01), Takahashi
Cypress, CY7C106B, CY7C1006B, “256K×4 Static RAM”, Document # 38-05037 Rev., Revised Aug. 24, 2001, pp. 1-10.
Cypress, “Banking Std. Sync SRAMs”, Feb. 10, 2004, Rev. 1.0, pp. 1-4.
Cypress, “Choosing the Right Std. Sync SRAM”, Feb. 10, 2004, Rev. 1.0, pp. 1-5.
Cypress, “NoBL: The Fast SRAM Architecture”, Jan. 27, 1998—Revised Jun. 29, 1998, pp. 1-8.
Cypress, CY7C1329G, “2-Mb (64K×32) Pipelined Sync SRAM”, Document # 38-05393 Rev. A, Revised Mar. 24, 2004, pp. 1-16.
Cypress, CY7C1386D, CY7C1387D, “18-Mbit (512K×36/1 Mbit×18) Pipelined DCD Sync SRAM”, Document # 38-05545 Rev. B, Revised Feb. 21, 2005, pp. 1-31.
Cypress, CY7C1370D, CY7C1372D, “18-Mbit (512K×36/1 M×18) Pipelined SRAM with NoBL™ Architecture”, Document # 38-05555 Rev. D, Revised May 17, 2005, pp. 1-29.
GSI Technology, “8Mb Pipelined and Flow Through Synchronous NBT SRAMs”, Rev. 1.10, Aug. 2000, pp. 1-25.
Kyle Castille, “TMS320C6000 EMIF: Overview of Support of High Performance Memory Technology”,Texas Instruments, Application Report, Apr. 2000, 16 pages.
Xilinx, “Xilinx Solutions for ZBT™ and NoBL™ SRAMs”, ESP Emerging Standards & Protocol, pp. 1-29.

Affiliated with

Also associated with

Rating

Single late-write for standard synchronous SRAMs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single late-write for standard synchronous SRAMs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single late-write for standard synchronous SRAMs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2759804