Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2006-08-18
2008-08-26
Tran, Michael T (Department: 2827)
Static information storage and retrieval
Floating gate
Particular connection
C365S185210
Reexamination Certificate
active
07417894
ABSTRACT:
A single latch circuit is coupled to each bit line in a multiple level cell memory device to handle reading multiple data bits. The circuit is comprised of a latch having an inverted node and a non-inverted node. A first control transistor selectively couples the non-inverted node to a latch output. A second control transistor selectively couples the inverted node to the latch output. A reset transistor is coupled between the inverted node and circuit ground to selectively ground the circuit when the transistor is turned on.
REFERENCES:
patent: 6556479 (2003-04-01), Makuta et al.
patent: 6556499 (2003-04-01), Sato et al.
patent: 6735116 (2004-05-01), Lee et al.
patent: 6826082 (2004-11-01), Hwang et al.
patent: 6944045 (2005-09-01), Fujimori
patent: 6947323 (2005-09-01), Naso et al.
patent: 6985778 (2006-01-01), Kim et al.
patent: 7031192 (2006-04-01), Park et al.
patent: 7035144 (2006-04-01), Kim et al.
patent: 7145799 (2006-12-01), Naso et al.
patent: 7187584 (2007-03-01), Chang
patent: 2004/0151026 (2004-08-01), Naso et al.
patent: 2005/0213378 (2005-09-01), Chang
patent: 2005/0232011 (2005-10-01), Lee et al.
patent: 2005/0237804 (2005-10-01), Naso et al.
patent: 2006/0083063 (2006-04-01), Lee et al.
patent: 2006/0187710 (2006-08-01), Son
patent: 2006/0198188 (2006-09-01), Ju
Incarnati Michele
Santin Giovanni
Vali Tommaso
Leffert Jay & Polglaze P.A.
Micro)n Technology, Inc.
Tran Michael T
LandOfFree
Single latch data circuit in a multiple level cell... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single latch data circuit in a multiple level cell..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single latch data circuit in a multiple level cell... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4014829