Single in-line DRAM memory module including a memory controller

Details Single in-line DRAM memory module including a memory controller Single in-line DRAM memory module including a memory controller

1990-07-17

1994-02-01

Anderson, Lawrence E.

Boots, shoes, and leggings

395250, 395275, 395400, 364DIG1, 3642384, 364243, 364238, G06F 1300

Patent

active

052838773

ABSTRACT:
A data processing system includes a processor coupled to a system bus. A memory controller is also coupled to the system bus and to a memory bus in communication with a plurality of single in-line memory modules (SIMMs). Each SIMM comprises a plurality of DRAMS coupled to four cross bar switches (CBSs), such that address and data information is provided to the DRAMs through the cross bar switches. Each CBS includes a counter and decoder which controls a multiplexor. The multiplexor is coupled to enable ID logic, and four input registers (A.sub.R, B.sub.R, C.sub.R, D.sub.R), such that register A.sub.R is coupled to the output of the multiplexor, and the remaining registers are coupled to the input side of the multiplexor. An input buffer on the CBS is coupled to four input registers (A'.sub.W, B'.sub.W, C'.sub.W, D.sub.W). In addition, three of the input registers (A'.sub.W, B'.sub.W, C'.sub.W) are coupled to intermediate input registers A.sub.W, B.sub.W and C.sub.W. During each refresh cycle of the DRAMs on the SIMM, enable ID logic provides a unique 2-bit ID value to the memory controller, thereby forming an ID byte. (The sum of all ID bits from each CBS.) The ID byte identifies the manufacturer of the DRAMs, their size and speed.

REFERENCES:
patent: 3761879 (1973-09-01), Brandsma et al.
patent: 4462073 (1984-07-01), Grondalski
patent: 4656605 (1987-04-01), Clayton
patent: 4688166 (1987-08-01), Schneider
patent: 4727513 (1988-02-01), Clayton
patent: 4819152 (1989-04-01), Deerfield et al.
patent: 4821176 (1989-04-01), Ward et al.
patent: 4982187 (1991-01-01), Goldstein et al.
patent: 4985832 (1991-01-01), Grondalski
patent: 5020020 (1991-05-01), Pomfret et al.
patent: 5055997 (1991-10-01), Sluijter et al.
patent: 5070450 (1991-12-01), Holman, Jr. et al.
patent: 5187780 (1993-02-01), Clark et al.
patent: 5189665 (1993-02-01), Niehaus et al.
R. Atac et al., "Crossbar Switch Backplane and its Application", IEEE Transactions on Nuclear Science, vol. 36 No. 1 Feb. 1989 pp. 726-730.

Affiliated with

Also associated with

Rating

Single in-line DRAM memory module including a memory controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single in-line DRAM memory module including a memory controller , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single in-line DRAM memory module including a memory controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-585644