Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Patent
1995-12-22
1998-02-17
Saras, Steven
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
345203, G09G 500
Patent
active
057195935
ABSTRACT:
An image processing system processes background and foreground images and stores a combined image in a shared frame buffer. The images are processed such that mixing of the images and smooth transitions between the images can be achieved. The input images may be independently supplied and may have different refresh rates. The image processing system determines whether a position in a combined image is part of a predetermined background area, a predetermined foreground area or a predetermined mixing area. The mixing area includes mixing area positions, defined as positions in the combined image which correspond to a predetermined area of the corresponding foreground image. The foreground area includes foreground area positions, defined as positions in the combined image which correspond to the foreground image and which are not part of the mixing area. The background area includes background area positions, defined as positions in the combined image which correspond to the background image and which are not part of the mixing area or the foreground area. The image processing system additionally includes a display controller and a frame buffer coupled together. The display controller includes inputs and processors. The inputs receive digital background input pixels, which are a background input image, and receive digital foreground input pixels, which are at least one foreground input image. The processors process the input pixels and propagate the stream of processed pixels to memory elements of the frame buffer, forming a combined image.
REFERENCES:
patent: 4591842 (1986-05-01), Clarke, Jr. et al.
patent: 4745407 (1988-05-01), Costello
patent: 4752893 (1988-06-01), Guttag et al.
patent: 4901250 (1990-02-01), Ishida
patent: 4951229 (1990-08-01), Di Nicola et al.
patent: 4958146 (1990-09-01), Priem et al.
patent: 4992781 (1991-02-01), Iwasaki et al.
patent: 5128658 (1992-07-01), Pappas et al.
patent: 5243447 (1993-09-01), Bodenkamp et al.
patent: 5271097 (1993-12-01), Barker et al.
McDermott Robert M.
Saras Steven
U.S. Philips Corporation
LandOfFree
Single frame buffer image processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single frame buffer image processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single frame buffer image processing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1787585