Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates – Thinning of semiconductor substrate
Patent
1996-01-11
1999-08-10
Dang, Trung
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
Thinning of semiconductor substrate
438455, 438406, 438977, 148DIG12, H01L 21479
Patent
active
059373121
ABSTRACT:
A single-etch stop process for the manufacture of silicon-on-insulator wafers. The process includes forming a silicon-on-insulator bonded wafers comprising a substrate layer, an oxide layer, a device layer, and a device wafer. The device layer is situated between the device wafer and the oxide layer and the oxide layer is between the device layer and the substrate layer. The device wafer has a p.sup.+ or n.sup.+ conductivity type and a resistivity ranging from about 0.005 ohm-cm to about 0.1 ohm-cm. A portion of the device wafer is removed from the silicon-on-insulator bonded wafers and the remaining portion of the device wafer has a defect-free surface after such removal. The remaining portion of the device wafer is then etched to expose the device layer.
REFERENCES:
patent: 3748790 (1973-07-01), Pizzarello et al.
patent: 3997381 (1976-12-01), Wanlass
patent: 4601779 (1986-07-01), Abernathey et al.
patent: 4649627 (1987-03-01), Abernathey et al.
patent: 4735679 (1988-04-01), Lasky
patent: 4771016 (1988-09-01), Bajor et al.
patent: 5024723 (1991-06-01), Goesele et al.
patent: 5032544 (1991-07-01), Ito et al.
patent: 5071785 (1991-12-01), Nakazato et al.
patent: 5152857 (1992-10-01), Ito et al.
patent: 5213993 (1993-05-01), Ogino et al.
patent: 5223080 (1993-06-01), Ohta et al.
patent: 5227339 (1993-07-01), Kishii
patent: 5234535 (1993-08-01), Beyer et al.
patent: 5295331 (1994-03-01), Honda et al.
patent: 5298452 (1994-03-01), Meyerson
patent: 5308776 (1994-05-01), Gotou
patent: 5310451 (1994-05-01), Tejwani et al.
patent: 5340435 (1994-08-01), Ito et al.
patent: 5344524 (1994-09-01), Sharma et al.
patent: 5357899 (1994-10-01), Bassous et al.
patent: 5494849 (1996-02-01), Iyer et al.
International Search Report issued Aug. 14, 1996 for PCT/US96/03794.
Baran Emil
Craven Robert A.
Iyer Subramanian S.
Mastroianni Mark L.
Dang Trung
SiBond L.L.C.
LandOfFree
Single-etch stop process for the manufacture of silicon-on-insul does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single-etch stop process for the manufacture of silicon-on-insul, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-etch stop process for the manufacture of silicon-on-insul will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1130272