Single error correction circuit for system memory

Details Single error correction circuit for system memory Single error correction circuit for system memory

1985-05-10

1987-02-24

Harkcom, Gary V.

Excavating

371 13, G06F 1100, G06F 1110

Patent

active

046463046

ABSTRACT:
An improved single error correction circuit for a system memory storing in each of its addressable locations a data word and a corresponding error correcting code, which when read out from memory are fed to a syndrome generator which generates in output an error syndrome indication, comprising a set of registers arranged in banks, a first register in each bank for storing a prefixed portion of the data word read out from memory, the other registers in each bank for storing all the possible data configuration obtained from the prefixed portion of the data word stored in the first register of the same bank by inverting one data bit, so that a corrected read out data word is available in such registers in advance of syndrome indication which decoded, provides selection signal enabling one selected register per each bank to output, with minimum delay the latched portion of the data word.

REFERENCES:
patent: 4077565 (1978-03-01), Nibby et al.
patent: 4175692 (1979-11-01), Watanabe
patent: 4249253 (1981-02-01), Gentili et al.
patent: 4255808 (1981-03-01), Schaber
patent: 4319356 (1982-03-01), Kocol et al.
patent: 4319357 (1982-03-01), Bossen
patent: 4359771 (1982-11-01), Johnson et al.
patent: 4380812 (1983-04-01), Ziegler, II et al.
patent: 4523314 (1985-06-01), Burns et al.
patent: 4532629 (1985-07-01), Furuya et al.
patent: 4561095 (1985-12-01), Khan

Affiliated with

Also associated with

Rating

Single error correction circuit for system memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single error correction circuit for system memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single error correction circuit for system memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-114201