Pulse or digital communications – Receivers – Interference or noise reduction
Reexamination Certificate
2006-08-29
2006-08-29
Bayard, Emmanuel (Department: 2611)
Pulse or digital communications
Receivers
Interference or noise reduction
C375S356000, C375S372000, C375S257000
Reexamination Certificate
active
07099416
ABSTRACT:
A receiver includes clock termination circuitry that is capable of applying either a terminating impedance or a high impedance to a transmission path that carries a clock signal. When multiple of these receivers are used to service data links that share a clock signal, one of the clock termination circuits applies the terminating impedance to the transmission path that carries the clock signal while the other clock termination circuit(s) applies a high impedance to the transmission path. The receiver also includes a plurality of high rate serial bit stream buffers and a clock signal buffer along with the clock termination circuitry. In other embodiments, the receiver includes a deserializer and may include a controller. The receiver may service a dual link Digital Visual Interface.
REFERENCES:
patent: 4388725 (1983-06-01), Saito et al.
patent: 4821296 (1989-04-01), Cordell
patent: 5008636 (1991-04-01), Markinson et al.
patent: 5278873 (1994-01-01), Lowrey et al.
patent: 5648994 (1997-07-01), Kao
patent: 5850154 (1998-12-01), Higuchi
patent: 5905769 (1999-05-01), Lee et al.
patent: 6219384 (2001-04-01), Kliza et al.
patent: 6970010 (2005-11-01), Wilcox et al.
patent: 2002/0080883 (2002-06-01), Tamura et al.
patent: 2003/0086501 (2003-05-01), Dreps et al.
patent: 2003/0142240 (2003-07-01), Masters
patent: 2005/0264316 (2005-12-01), Atkinson
Digital Display Working Group, Digital Visual Interface DVI Revision 1.0, Apr. 2, 1999.
Greig David V.
Pasqualino Christopher R.
Broadcom Corporation
Garlick Bruce
Garlick & Harrison & Markison
Williams Lawrence
LandOfFree
Single ended termination of clock for dual link DVI receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single ended termination of clock for dual link DVI receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single ended termination of clock for dual link DVI receiver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3612096