Single-ended sense amplifier with sample-and-hold reference

Details Single-ended sense amplifier with sample-and-hold reference Single-ended sense amplifier with sample-and-hold reference

2001-02-02

2002-12-10

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

C327S054000

Reexamination Certificate

active

06492844

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to memory devices, in particular, semiconductor memory devices, and most particularly, scalable, power-efficient semiconductor memory devices.
2. Background of the Art
Memory structures have become integral parts of modern VLSI systems, including digital signal processing systems. Although it typically is desirable to incorporate as many memory cells as possible into a given area, memory cell density is usually constrained by other design factors such as layout efficiency, performance, power requirements, and noise sensitivity.
In view of the trends toward compact, high-performance, high-bandwidth integrated computer networks, portable computing, and mobile communications, the aforementioned constraints can impose severe limitations upon memory structure designs, which traditional memory system and subcomponent implementations may fail to obviate.
One type of basic storage element is the static random access memory (SRAM), which can retain its memory state without the need for refreshing as long as power is applied to the cell. In an SRAM device, the memory state II usually stored as a voltage differential within a bistable functional element, such as an inverter loop. A SRAM cell is more complex than a counterpart dynamic RAM (DRAM) cell, requiring a greater number of constituent elements, preferably transistors. Accordingly, SRAM devices commonly consume more power and dissipate more heat than a DRAM of comparable memory density, thus efficient; lower-power SRAM device designs are particularly suitable for VLSI systems having need for high-density SRAM components, providing those memory components observe the often strict overall design constraints of the particular VLSI system. Furthermore, the SRAM subsystems of many VLSI systems frequently are integrated relative to particular design implementations, with specific adaptions of the SRAM subsystem limiting, or even precluding, the scalability of the SRAM subsystem design. As a result SRAM memory subsystem designs, even those considered to be “scalable”, often fail to meet design limitations once these memory subsystem designs are scaled-up for use in a VLSI system with need for a greater memory cell population and/or density.
There is a need for an efficient, scalable, high-performance, low-power memory structure that allows a system designer to create a SRAM memory subsystem that satisfies strict constraints for device area, power, performance, noise sensitivity, and the like.
SUMMARY OF THE INVENTION
The present invention satisfies the above needs by providing a sense amplifier having a sampling circuit to sample the amplifier input signal; a reference node storing a reference signal corresponding to the input signal; and a timing circuit activating the sampling circuit for a predetermined interval, and admitting the reference signal to the reference node. The sense amplifier also can include a pump capacitor substantially maintaining a value of the reference signal; and a gain circuit coupled with the reference node and disposed to adaptively adjust gain of an output signal produced by the sense amplifier. The sense amplifier can be a single-ended sense amplifier.


REFERENCES:
patent: 3882326 (1975-05-01), Kruggel
patent: 4169233 (1979-09-01), Haraszti
patent: 4508980 (1985-04-01), Puar
patent: 4611130 (1986-09-01), Swanson
patent: 4785206 (1988-11-01), Hoshi
patent: 5170375 (1992-12-01), Mattausch et al.
patent: 5752264 (1998-05-01), Blake et al.
patent: 5781498 (1998-07-01), Suh
patent: 5864497 (1999-01-01), Suh
patent: 6018260 (2000-01-01), Gabara
patent: 6040999 (2000-03-01), Hotta et al.
patent: 6141286 (2000-10-01), Vo et al.
patent: 6141287 (2000-10-01), Mattausch
patent: 6144604 (2000-11-01), Haller et al.
patent: 6154413 (2000-11-01), Longwell et al.
patent: 6163495 (2000-12-01), Ford et al.
patent: 6166942 (2000-12-01), Vo et al.
patent: 6166986 (2000-12-01), Kim
patent: 6166989 (2000-12-01), Hamamoto et al.
patent: 6169701 (2001-01-01), Eto et al.
patent: 6173379 (2001-01-01), Poplingher et al.
Kiyoo Itoh, et al., Trends In Low-Power RAM Circuit Technologies, Proceedings of the IEEE, vol. 83, No. 4, pp. 524-543, Apr. 1995.

Affiliated with

Also associated with

Rating

Single-ended sense amplifier with sample-and-hold reference does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single-ended sense amplifier with sample-and-hold reference, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-ended sense amplifier with sample-and-hold reference will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2990803