Single-ended pulse gating circuit

Details Single-ended pulse gating circuit Single-ended pulse gating circuit

1993-02-17

1995-10-31

Coles, Sr., Edward L.

Pulse or digital communications

Synchronizers

Self-synchronizing signal

375373, 327156, 327299, H04L 702

Patent

active

054636558

ABSTRACT:
The present invention provides a gating circuit having two separate paths for detecting even and odd bits. Each path includes an equal number of coupled flip-flops. After bit detection, combinational logic merges the two paths to provide an output signal. An optional reset signal initializes all flip-flops to a logic zero at the start of a data read operation.

REFERENCES:
patent: 4230991 (1980-10-01), Paphitis
patent: 4481640 (1984-11-01), Chow et al.
patent: 4864303 (1989-09-01), Ofek
patent: 4935942 (1990-06-01), Hwang et al.
patent: 4984255 (1991-01-01), Davis et al.
patent: 5081297 (1992-01-01), Lebel et al.
patent: 5124597 (1992-06-01), Stuebing et al.
patent: 5172397 (1992-12-01), Llewellyn
patent: 5220212 (1993-06-01), Sinh
patent: 5321702 (1994-06-01), Brown et al.

Affiliated with

Also associated with

Rating

Single-ended pulse gating circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single-ended pulse gating circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-ended pulse gating circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1779627