Single ended interconnect systems

Details Single ended interconnect systems Single ended interconnect systems

1998-09-18

2003-09-09

Cunningham, Terry D. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Current driver

C327S063000, C327S077000, C327S206000, C327S534000, C326S058000, C326S083000, C326S095000, C326S112000

Reexamination Certificate

active

06617892

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Technical Field of the Invention
The present invention relates to interconnect systems including a driver, interconnect, and receiver.
2. Background Art
Point-to-point on-chip interconnects between and within Functional Unit Blocks (FUBs) in semiconductor chips have evolved with integration as major on-chip performance and power bottlenecks. This is primarily because interconnect capacitance per unit length, dominated by sidewall fringing and cross-coupling, may increase hyperbolically with lateral dimension scaling and hence scale slower than does gate capacitance.
Mixed voltage swing based techniques have been studied for high performance/low power on-chip datapath interconnects. In mixed voltage swings techniques, the interconnects are driven at a reduced voltage swing, offering significant dynamic power and driver delay reduction. Mixed-swing techniques include those involving fully-differential interconnects. For example,
FIG. 1
illustrates an interconnect system
10
including a driver
12
and a receiver
14
. A single ended digital signal X having a swing between Vgnd and Vdd
1
is received by driver
12
. Signal X is converted by driver
12
into reduced swing signals Y and Y* on interconnects
20
A and
20
B (where Y* is the complement of Y). The resistance and capacitance of the interconnect is represented schematically by a resistor R and a capacitor C. Both signals Y and Y* have a swing of between Vgnd and Vdd
2
, where Vdd
2
<Vdd
1
. Signals Y and Y* are received by receiver
14
and converted therein back to a single ended signal Z have a full swing of between Vgnd and Vdd
1
and which follows signal X or is its complement. Some prior art interconnect systems include an enable signal.
Noise immunity would be decreased by lowering the signal swing, however, the fully-differential interconnect technique helps improve noise immunity through common mode noise rejection. Further, fully differential receivers can avoid static power consumption during swing restoration. However, such approaches entail approximately a 2X penalty in interconnect layout area and effective switched capacitance per cycle due to their fully differential nature. Therefore, power reduction achieved due to the reduced swing is offset by the power penalty paid in driving the 2X high switched capacitance.
Accordingly, there is a need for an interconnect system that reduces power consumption and/or interconnect area.
SUMMARY
In some embodiments, the invention includes an interconnect system having a single ended driver and a single ended hysteretic receiver. A single ended interconnect is coupled between the single ended driver and single ended receiver.
In other embodiments, the invention involves an interconnect system including interconnects, single ended drivers, and single ended hysteretic receivers connected to respective ones of the interconnects. The single ended drivers receive respective data-in signals and an enable signal and wherein the drivers transmit interconnect signals on the interconnects when the enable signal is asserted.
In yet other embodiments, the invention includes an interconnect system having interconnects, quasi-static drivers and receivers connected to respective ones of the interconnects. The quasi-static drivers to transmit interconnect signals on the interconnects, the quasi-static drivers receives a clock signal and respective data-in signals, and wherein the interconnect signals are pre-discharge when the clock signal changes from a first to a second state, and wherein when the clock signal is in the first state, the interconnect signals are related to the data-in signals.
In still other embodiments, the invention includes a pseudo differential interconnect system and an interconnect system with a dual rail driver.


REFERENCES:
patent: 4616148 (1986-10-01), Ochii et al.
patent: 4804868 (1989-02-01), Massuda et al.
patent: 4858180 (1989-08-01), Murdoch
patent: 4885479 (1989-12-01), Oritani
patent: 5034623 (1991-07-01), McAdams
patent: 5086427 (1992-02-01), Whittaker et al.
patent: 5315175 (1994-05-01), Langner
patent: 5461338 (1995-10-01), Hirayama et al.
patent: 5483181 (1996-01-01), D'Souza
patent: 5559461 (1996-09-01), Yamashina et al.
patent: 5568062 (1996-10-01), Kaplinsky
patent: 5594361 (1997-01-01), Campbell
patent: 5604450 (1997-02-01), Borkar et al.
patent: 5644255 (1997-07-01), Taylor
patent: 5661414 (1997-08-01), Shigehara et al.
patent: 5669684 (1997-09-01), Agan
patent: 5677641 (1997-10-01), Nishio et al.
patent: 5814899 (1998-09-01), Okumura et al.
patent: 5852373 (1998-12-01), Chu et al.
patent: 5892372 (1999-04-01), Ciraula et al.
patent: 5986473 (1999-11-01), Krishnamurthy et al.
patent: 5994918 (1999-11-01), Mehra
patent: 6002292 (1999-12-01), Allen et al.
patent: 6012131 (2000-01-01), Kang
patent: 6014041 (2000-01-01), Somasekhar et al.
patent: 6078195 (2000-06-01), Chen
P. Larsson et al., “Noise in Digital Dynamic CMOS Circuits,” IEEE Journal of Solid-State Circuits, vol. 29, No. 6, Jun. 1994, p. 655-662.
K. Shepard et al., “Noise in Deep Submicron Digital Design,” ICCAD '96, pp. 524,31, 1996.
Z. Wang et al., “Fast Adders Using Enhanced Multiple-Output Domino Logic,” IEEE Journal of Solid-State Circuits, vol. 32, No. 2, Feb. 1997, pp. 206-214.
N. Weste et al., “Principles of CMOS VLSI Design” (Addison-Wesley 2nd Edition, 1993). pp. 308-311.
Y. Nakagome et al. “Sub-1-V Swing Internal Bus Architecture for Future Low-Power ULSI's” IEEE Journal of Solid-State Circuits, vol. 28, No. 4, Apr. 1993, pp. 414-419.
T. Sakurai et al. “Low-Power CMOS Design through Vth Control and Low-Swing Circuits” Proceedings of Int'l Symp. On Low Power Electronics and Design, Aug. 18, 1997, pp. 1-6.
H. Zhang et al. “Low-Swing Interconnect Interface Circuits,” Proceedings of Int'l Symp. On Low Power Electronics and Design, Aug. 10, 1998, pp. 161-166.
M. Haycock et al., “A 2.5 Gb/s Bidirectional Signaling Technology,” Proceedings of IEEE Hot Interconnects Symposium, Aug. 21, 1997, pp. 149-156.

Affiliated with

Also associated with

Rating

Single ended interconnect systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single ended interconnect systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single ended interconnect systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3108455