Single electron tunneling transistor having multilayer...

Active solid-state devices (e.g. – transistors – solid-state diode – Thin active physical layer which is – Low workfunction layer for electron emission

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S009000, C257S014000, C257S015000, C257S018000

Reexamination Certificate

active

06573526

ABSTRACT:

TECHNICAL FIELD
The present invention relates to a single electron tunneling transistor having a multi-layer structure.
BACKGROUND ART
FIG. 1
shows a crystal structure of a copper oxide superconductor Bi
2
Sr
2
CaCu
2
O
y
.
As shown in
FIG. 1
, the crystal structure of Bi
2
Sr
2
CaCu
2
O
y
is formed of a plurality of electrically conductive layers (CuO
2
)
1
and a plurality of tunneling barrier layers (BiO)
2
, which are alternately stacked one on another. The thickness t of the electrically conductive layer
1
is 3 Å, and the thickness of the tunneling barrier layer
2
; namely, the lattice interval d, is 12 Å.
FIG. 2
shows an electrode model of this structure.
In the model, the capacitance C between electrodes A and B is expressed by the following equation:
C=&egr;
0
s/dN
  (1)
where &egr; is dielectric constant.
The tunneling resistance R between electrodes A and B is expressed by the following equation:
R=N&rgr;
0
(
d/s
)  (2)
where &rgr;
0
is specific resistance.
An element having a structure as described above exhibits a single electron tunneling effect if and when the energy gain 4e
2
/C of an electric charge 2e of superconducting electrons moving from the electrode A to the electrode B is sufficiently greater than the thermal noise energy k
B
T (k: Boltzmann's constant).
This relation is expressed by the following.
2
e
2
/C>k
B
T
  (3)
In accordance with the above expressions (1) and (3), in order to obtain a single electron tunneling effect, the number N of the layers must satisfy the following relation.
N>
(&egr;
s/d
)(
kT
/2
e
2
)  (4)
In fact, when a square element of 1 &mgr;m×1 &mgr;m is made from a Bi
2
Sr
2
CaCu
2
O
y
single crystal and placed in liquid helium having a temperature of 4 K, single electron tunneling effect can be observed for any number N greater than 50 (N>50), and this number corresponds to a thickness which can be attained without difficulty. Another condition for obtaining a single electron tunneling effect is that the tunneling resistance R of the element must be greater than the quantum resistance R
0
represented by the following equation.
R
0
=h
/4
e
2
=6
k&OHgr;
  (5)
Therefore,
R>h/
4
e
2
.  (6)
From the above expressions (2) and (6),
N>
(
s/&rgr;
0
d
)·(
h
/4
e
2
).  (7)
Again, N>50 holds. Manufacturing a 1 &mgr;m×1 &mgr;m square element of N=50 (i.e., 50 layers) is very easy as compared to the conventional case in which N=1 and the area s of the element is smaller than a square of 1 &mgr;m×1 &mgr;m.
FIG. 3
shows a conventional single electron tunneling element having a single tunneling barrier layer.
From relation (4), the condition under which this single electron tunneling element exhibits the single electron tunneling effect is:
N=
1>(&egr;
s/d
)·(
kT/
2
e
2
)  (8)
From relation (7), the following relation holds:
N=
1>(
s/&rgr;
0
d
)(
h/
4
e
2
)  (9)
Thus, in the conventional case shown in
FIG. 3
, s must be made smaller, by a factor of at least 2, to thereby attain (0.1)
2
&mgr;m
2
.
DISCLOSURE OF THE INVENTION
However, in a single electron tunneling element including the aforementioned tunneling barrier layer, difficulty is still encountered in realizing a single electron tunneling element processing method having a processing accuracy of not greater than 0.1 &mgr;m.
In view of the foregoing, an object of the present invention is to provide a single electron tunneling transistor having a multi-layer structure exhibiting the single electron tunneling effect even at a processing accuracy of not less than 0.1 &mgr;m.
In order to attain the above-mentioned object, the present invention provides the following.
[1] A single electron tunneling transistor having a multi-layer structure, Comprising a plurality of electrically conductive layers and a plurality of tunneling barrier layers, the conductive layers and the tunneling barrier layers being alternately stacked one on another, and a control gate, the total number of the conductive layers and the tunneling barrier layers being at least 50, and a minute tunneling junction in the structure having an area on the order of 1 &mgr;m square, wherein the control gate is formed at a central portion of the single electron tunneling transistor, a first and a second pair of grooves (a-
2
, a-
1
) and (a-
3
, a-
4
) being provided for centering the control gate, the grooves of each pair opening toward opposite directions, so as to permit an electric field to be applied to tunneling element electrodes existing at the bottom portions of the grooves (a-
2
) and (a-
3
).
[2] A single electron tunneling transistor having a multi-layer structure, comprising a plurality of electrically conductive layers and a plurality of tunneling barrier layers, the conductive layers and the tunneling barrier layers being alternately stacked one on another, and a control gate, the total number of the conductive layers and the tunneling barrier layers being at least 50, and a minute tunneling junction in the structure having an area on the order of 1 &mgr;m square.
[3] A single electron tunneling transistor having a multi-layer structure as described in [2], wherein the control gate is formed at a central portion of the single electron tunneling transistor, a first and a second pairs of grooves (a-
2
, a-
1
) and (a-
3
, a-
4
) being provided centering the control gate, the grooves of each pair opening toward opposite directions, so as to permit an electric field to be applied to tunneling element electrodes existing at bottom portions of the grooves (a-
2
) and (a-
3
) provided centering the control gate G.


REFERENCES:
patent: 6117711 (2000-09-01), Wu
patent: 9-139491 (1997-05-01), None
patent: 2000-49395 (2000-02-01), None
FSST News, No. 71, Dec. 15, 1998.*
Bi-2212 Intriusic Josephson Setsugou no Tunnel Tokusei, Dec. 30, 1995.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Single electron tunneling transistor having multilayer... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single electron tunneling transistor having multilayer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single electron tunneling transistor having multilayer... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3095099

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.