Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Non-single crystal – or recrystallized – material forms active...
Reexamination Certificate
1998-04-09
2001-03-20
Chaudhuri, Olik (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Non-single crystal, or recrystallized, material forms active...
C257S066000, C257S204000, C438S158000, C438S279000, C438S407000
Reexamination Certificate
active
06204517
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a structure of nanometer Si islands on silicon wafers, and more specifically, to a memory array with single electron transistors on the silicon wafers.
BACKGROUND OF THE INVENTION
The single electron transistor (SET) has become an essential element in electronics. The devices are operated by utilizing the Coulomb Blockade effect. However, the operation of SET device operation has been limited to below 4 K. The reason is that the smallest capacitance of the SET has been about 100 aF. This means that a charging energy e
2
/(2 C) is much larger than the thermal energy, which could be met at very low temperature. In IEDM Tech. Dig. page 938 (1994), Y. Takajashi et al. reported a Si-SET whose capacitance is only about 2 aF. The Si-SET is reported in this paper shows conductance oscillation even at room temperature is reported in this paper. Thus, using semiconductor technique, a SET can be fabricated in a substrate and it is operated at room temperature. In this paper, a process which is separation by implanted oxygen (SIMOX) is used to form a superficial Si layer. The SET device is fabricated in the superficial Si layer. Then, by using semiconductor technique, the author fabricated a one-dimensional Si wire in the superficial Si layer. The Si wire width can be in the order of nanometers.
Recently, the room temperature operation of a single-electron memory was realized by a device using nanometer-sized, polycrystalline fine-grain Si for a floating gate and channel. In IEDM Tech. Dig., page 952 (1996), A. Nakajima et al. reported a Si single-electron memory with self-aligned floating gate. The authors reported a new Si single-electron memory device comprised of a narrow channel field effect transistor (FET) having an ultra-small self-aligned floating dot gate, which is capable to exhibit clear, single-electron memory effects at room temperature. In this paper, the Si single-electron FET memory has a width of about 30 nanometers and is operated at room temperature.
Many efforts have been undertaken to fabricate silicon-based SET devices. The smallest dimension required for SET operation depends on non-artificial process such as grain control and inhomogeneous oxidation, which can be hardly determined in the design stage. At page 955 of IEDM Tech. Dig. 1996, L. Guo et al. reported that a Si single-electron MOS memory (SEMM) is fabricated and the electrical characteristic of the device are detected. The device has a nanoscale floating-gate and a narrow gate. The capacitance for the 7 nm×7 nm floating gate and a 40 nm control oxide is 4×10
−20
F, giving single electron charging voltage of 4V. The SEMM device was fabricated by using silicon on insulator (SOI) technique. The channel of the device was fabricated using e-beam lithography and reactive ion etching. The channel had a width varying from 25 nm to 120 nm.
At page 4161 of vol. 36, Jpn. J. Appl. Phys. (1997), N. Yoshikawa et al reported a single-electron-tunneling effect in nanoscale granular microbridge. The granular microbridge was fabricated on an oxide step. A thin film was deposited on the oxide step. An ion etching was performed at an angle of 45 degrees and a microbridge was formed beside the oxide step.
In the last two papers, the methods of fabricating the single electron channel are nonartifical and are difficult to control. In other words, it is difficult for designers to design a good structure and to control the dimension of the channel. Thus, a simple and stable process method to fabricate the single electron transistor is necessary.
SUMMARY OF THE INVENTION
A structure of a memory array of single electron transistors is disclosed in the present invention.
A single-electron-transistor memory array comprises: A buried oxide layer on a substrate; a plurality of silicon wires arranging on the buried oxide layer, wherein each of the silicon wires having a pair of ends; oxynitride layers covering on the silicon wires; a polysilicon layer covering the oxynitride layers and the buried oxide layer; and a source region and a drain region connecting to a first end and a second end of each of the silicon wires, respectively.
REFERENCES:
patent: 5405454 (1995-04-01), Hirai et al.
patent: 5489794 (1996-02-01), Nanaka et al.
patent: 5612255 (1997-03-01), Chapple-Sokol et al.
patent: 5885877 (1999-03-01), Gardner et al.
Chaudhuri Olik
Texas Instruments--Acer Incorporated
Wille Douglas
LandOfFree
Single electron transistor memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single electron transistor memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single electron transistor memory array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2530016