Single cycle processor/cache interface

Details Single cycle processor/cache interface Single cycle processor/cache interface

1986-12-18

1989-11-28

James, Andrew J.

Boots, shoes, and leggings

G06F 1300, G06F 916

Patent

active

048841986

ABSTRACT:
An improved interface between a processor and an external cache system, having particular application for use in high speed computer systems. A cache memory for storing frequently accessed data is coupled to a cache address register (CAR). A processor generates addresses which correspond to locations of desired data in the cache, and provides these addresses to the CAR. Upon the receipt of a clock signal, the CAR couples the address to the cache memory. The processor includes a data register for receiving accessed cache data over a data bus. Data is latched into the register upon the receipt of a clock signal. Due to inherent delays associated with digital logic comprising the processor, clock signals provided by an external clock are received by the CAR prior to their receipt by the processor's data register. This delay (a fraction of a clock cycle) provides additional time to access the cache memory before the data is expected on the data bus. The CAR is fabricated out of a technology that allows it to drive the address to the large capacitive load of the cache memory in much less time than the processor itself could drive such a load. Thus, due to this buffering capability of the CAR, the cache can be much larger than what could be supported by the processor itself. The time expended sending the address from the processor to the CAR buffer, which would otherwise not be present if the processor addressed the cache directly from an internal register, does not subtract from the processor cycle time since the processor can compute the cache address and send it to the CAR in less than the time required to access the cache.

REFERENCES:
patent: 3984812 (1976-10-01), Dahlberg et al.
patent: 4045782 (1977-08-01), Anderson et al.
patent: 4079456 (1978-03-01), Lunsford et al.
patent: 4087854 (1978-05-01), Kinoshita et al.
patent: 4095265 (1978-06-01), Vrba
patent: 4379265 (1983-04-01), Catiller
patent: 4384342 (1983-05-01), Imura et al.
patent: 4423493 (1983-12-01), Annecke
patent: 4430735 (1984-02-01), Catiller
patent: 4435757 (1984-03-01), Pross, Jr.
patent: 4464715 (1984-08-01), Stamm
patent: 4550391 (1985-10-01), Chung et al.
patent: 4558435 (1985-12-01), Hsieh
patent: 4577293 (1986-03-01), Matick et al.
patent: 4599710 (1986-07-01), Pelgrom et al.
patent: 4620277 (1986-10-01), Fisher et al.
patent: 4628489 (1986-12-01), Ong et al.
patent: 4630239 (1986-12-01), Reed et al.
patent: 4631659 (1986-12-01), Hayn, II et al.
patent: 4654851 (1987-03-01), Busby
patent: 4663741 (1987-05-01), Reinschmidt et al.
patent: 4665509 (1987-05-01), Ooami et al.
patent: 4707809 (1987-11-01), Ando
patent: 4712190 (1987-12-01), Guglielmi et al.
patent: 4734880 (1988-03-01), Collins
patent: 4794523 (1988-12-01), Adan et al.

Affiliated with

Also associated with

Rating

Single cycle processor/cache interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single cycle processor/cache interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single cycle processor/cache interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-586058