Coded data generation or conversion – Converter calibration or testing – Trimming control circuits
Patent
1987-12-18
1989-07-25
Shoop, Jr., William M.
Coded data generation or conversion
Converter calibration or testing
Trimming control circuits
341128, 341134, 341156, 341165, H03M 138
Patent
active
048518387
ABSTRACT:
A single chip monolithic integrated successive approximation analog-to-digital converter includes a test mode terminal for receiving shift register test mode control signals and successive approximation mode control signals. Digital test data signals are applied to a test data terminal. A trimmable digital-to-analog converter (DAC) is connected to receive digital signals and converts these signals to analog signals of corresponding values. A successive approximation and shift register is coupled to the test mode terminal and the test data terminal. During post-fabrication processing, the successive approximation and shift register operates in a shift register test mode in response to the test mode control signals. Test signals of a known value are serially received and applied in parallel to the DAC. The DAC can then be trimmed to required specifications. The successive approximation and shift register operates in a successive approximation mode in response to successive approximation mode control signals.
REFERENCES:
patent: 4196420 (1980-04-01), Culmer et al.
patent: 4198622 (1980-04-01), Connolly, Jr. et al.
patent: 4200863 (1980-04-01), Hodges et al.
patent: 4228423 (1980-10-01), Schwerdt
patent: 4266292 (1981-05-01), Regan et al.
patent: 4281319 (1981-07-01), Roberts, Jr.
patent: 4308524 (1981-12-01), Harrison
patent: 4314235 (1982-02-01), Ruf et al.
patent: 4323887 (1982-04-01), Buurma
patent: 4335371 (1982-06-01), Connolly, Jr. et al.
patent: 4336526 (1982-06-01), Weir
patent: 4348658 (1982-09-01), Carter
patent: 4350974 (1982-09-01), Gordon et al.
patent: 4358752 (1982-11-01), Tamada et al.
patent: 4381496 (1983-04-01), Carter
patent: 4384274 (1983-05-01), Mao
patent: 4384277 (1983-05-01), Allgood et al.
patent: 4385286 (1983-05-01), Haque
patent: 4388612 (1983-06-01), Takagi et al.
patent: 4395701 (1983-07-01), Evans
patent: 4396905 (1983-08-01), Chan et al.
patent: 4399426 (1983-08-01), Tan
patent: 4400689 (1983-08-01), Brokaw et al.
patent: 4400690 (1983-08-01), Brokaw et al.
patent: 4410880 (1983-10-01), Zaborowski
patent: 4415882 (1983-11-01), Akazawa et al.
patent: 4427973 (1984-01-01), Brokaw et al.
patent: 4431986 (1984-02-01), Haque et al.
patent: 4441198 (1984-04-01), Shibata et al.
patent: 4451820 (1984-05-01), Kapral
patent: 4454500 (1984-06-01), Kato et al.
patent: 4458237 (1984-07-01), Domogalla
patent: 4460891 (1984-07-01), Bernstein
patent: 4476456 (1984-10-01), Domogalla
patent: 4485372 (1984-11-01), Holloway
patent: 4498072 (1985-02-01), Moriyama
patent: 4521762 (1985-06-01), Kapral
patent: 4523179 (1985-06-01), Kapral
patent: 4527148 (1985-07-01), Kuboki et al.
patent: 4536744 (1985-08-01), Brown
patent: 4544914 (1985-10-01), Chan et al.
patent: 4547766 (1985-10-01), Brokaw et al.
patent: 4556870 (1985-12-01), Brokaw et al.
patent: 4568913 (1986-02-01), Evans
patent: 4571507 (1986-02-01), Collings
patent: 4581602 (1986-04-01), Reichart
patent: 4611196 (1986-09-01), Fernandez
Alan B. Grebene, Bipolar and MOS Analog Integrated Circuit Design, Chapter 15.
Romano G.
Shoop Jr. William M.
VTC Incorporated
LandOfFree
Single chip successive approximation analog-to-digital converter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single chip successive approximation analog-to-digital converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single chip successive approximation analog-to-digital converter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2361361