Excavating
Patent
1980-05-20
1982-06-15
Atkinson, Charles E.
Excavating
365200, G11C 2900
Patent
active
043354599
ABSTRACT:
The production yield and reliability of random access integrated circuit memory chips are greatly increased by providing a memory capacity greater than the nominal capacity of the chip and providing error correction circuitry on the chip. The internal organization of the memory chip must be on a multibit word basis to provide for storage of data and error correction bits. If the external organization of the chips is for input and output of fewer data bits than used by the error correction code, the data is read into the memory using a read-modify-write operation, and data is read out of the memory chip by reading a full word through the error correction circuit and selecting the output bits from the corrected word. In a multiple chip memory system each memory chip includes its own on-chip error correction. Additionally, conventional external error correction may be provided. The error correction may be incorporated into a single chip microprocessor in order to increase the yield and reliability of the microprocessor.
REFERENCES:
patent: 3681757 (1972-08-01), Allen et al.
patent: 3735105 (1973-05-01), Maley
patent: 3887901 (1975-06-01), Moore
patent: 3898443 (1975-08-01), Smith
patent: 3917833 (1975-11-01), Scheuneman et al.
patent: 3949208 (1976-04-01), Carter
patent: 3986179 (1976-10-01), Elmer et al.
patent: 4005405 (1977-01-01), West
patent: 4017652 (1977-08-01), Tanahashi et al.
patent: 4024386 (1977-05-01), Caudel et al.
patent: 4037091 (1977-07-01), Beuscher
patent: 4038648 (1977-07-01), Chesley
patent: 4077028 (1978-02-01), Lui et al.
patent: 4145757 (1979-03-01), Bonnie
patent: 4176258 (1979-11-01), Jackson
patent: 4205301 (1980-05-01), Hisazawa
Beaven, Error Correction on VLSI Memory Chips, IBM Technical Disclosure Bulletin, vol. 22, No. 8B, Jan. 1980, pp. 3833-3834.
Bossen et al., Measurement and Generation of Error Correcting Codes for Package Failures, IEEE Transactions on Computers, vol. C-27, No. 3, Mar. 1978, pp. 201-204.
"Error Correction Goes on First 16-Bit Memory Boards, " Bursky, D., Electronic Design, 23, Nov. 8, 1978, p. 141.
"Special Report: Memories," Electronic Design, Sep. 27, 1980, p. 68.
"Memory Chips: Intel's Method, " Schuyten, Peter J., The New York Times, Thursday, Dec. 4, 1980, p. D2.
"Applying the Hamming Code to Microprocessor-Based Systems," Wall, Ernst L., Electronics, Nov. 22, 1979, pp. 103-110.
"iSBC.RTM. Compatible Error Correcting RAM," brochure by Mupro Computer Products, MBC Memory Series.
"IBM Shows Off an Unusual New Family of Dynamic RAMs," Electronics, Nov. 9, 1978, pp. 39-40.
"A Review of the State of the Integration Art," den Brinker, C. S., Electronics & Power, Sep. 1978, pp. 657-660.
"Memory Makes Turn to Redundancy," Posa, John G., Electronics, Dec. 4, 1980, pp. 108-110.
"Attacks Mount on Alph Particles As RAM Densities Rise," Electronics Design, Nov. 22, 1980, pp. 36-37.
"64-K Dynamic RAM Needs Only One 5-Volt Supply to Outstrip 16-K Parts," Rao et al., Electronics, Sep. 28, 1978, pp. 109-116.
"Full Wafer MNOS Memory Rivals Bubbles in Space," Electronic Design, 23, Nov. 8, 1979.
LandOfFree
Single chip random access memory with increased yield and reliab does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single chip random access memory with increased yield and reliab, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single chip random access memory with increased yield and reliab will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1922003