Patent
1997-04-24
1999-01-12
Shah, Alpesh M.
3952008, G06F 1576
Patent
active
058600213
ABSTRACT:
A microcontroller down-loadable memory organization supporting "shadow" personality, optimized for connecting a computer system to an ISDN network to facilitate transmitting and receiving of data, the microcontroller including a processor and a memory structure having ROM memory space for storing program code therein and further including a dual port RAM for connection between the computer and the processor, the dual port RAM having RAM memory space for storing program code therein and shared RAM for storing data capable of being simultaneously accessible by the processor and the computer, wherein the program ROM and the program RAM are selectively used by the computer to store program code by the computer using a ROM/RAM* select signal, and wherein the starting address in the shared RAM wherein data is stored is selectably offset from the starting address of the code RAM and the code ROM.
REFERENCES:
patent: 4604683 (1986-08-01), Russ et al.
patent: 5497373 (1996-03-01), Hulen et al.
patent: 5530894 (1996-06-01), Farrell et al.
patent: 5537654 (1996-07-01), Bedingfield et al.
patent: 5574861 (1996-11-01), Lorrig et al.
patent: 5682552 (1997-10-01), Kuboki et al.
Hamrick Claude A. S.
Shah Alpesh M.
LandOfFree
Single chip microcontroller having down-loadable memory organiza does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single chip microcontroller having down-loadable memory organiza, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single chip microcontroller having down-loadable memory organiza will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1524381