Boots – shoes – and leggings
Patent
1993-05-20
1995-01-31
Harrell, Robert B.
Boots, shoes, and leggings
364DIG1, 364DIG2, 3642412, 3642413, 3642423, 364940, 3649401, 364941, 364 941, 3649413, G06F 946
Patent
active
053865731
ABSTRACT:
A novel single chip microcomputer comprises a bus, a random access memory connected to the bus, a read only memory, a peripheral interface, a central processing unit taking a hold state according to a hold request signal transmitted from an external device outside the microcomputer, an interrupt controller receiving an interrupt request signal and then delivering an interrupt process request signal to the central processing unit, and a control unit. The control means receives an interrupt request signal from an external device and then delivers both an interrupt process request signal and a hold release signal to the central processing unit to release the central processing unit from the hold state. Subsequently, the control means synchronizes with an interrupt acknowledge signal from the central processing unit and delivers a vectored interrupt through the bus to the central processing unit so that the central processing unit executes an interrupt servicing program until the control means receives an interrupt process complete signal from the central processing unit.
REFERENCES:
patent: 4498136 (1985-02-01), Sproul, III
patent: 5261107 (1993-11-01), Klim et al.
Harrell Robert B.
NEC Corporation
LandOfFree
Single chip microcomputer with interrupt processing capability d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single chip microcomputer with interrupt processing capability d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single chip microcomputer with interrupt processing capability d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1108695