Single chip camera device having double sampling operation

Details Single chip camera device having double sampling operation Single chip camera device having double sampling operation

2001-01-02

2002-09-24

Ho, Tuan (Department: 2612)

Television

Camera, system and detail

Solid-state image sensor

C348S241000

Reexamination Certificate

active

06456326

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a single chip imaging sensor.
BACKGROUND AND SUMMARY OF THE INVENTION
Imaging technology is the science of converting an image to a signal indicative thereof. Imaging systems have broad applications in many fields, including commercial, consumer, industrial, medical, defense and scientific markets.
The original image sensors included an array of photosensitive elements in series with switching elements. Each photosensitive element received an image of a portion of the scene being imaged. That portion is called a picture element or pixel. The image obtaining elements produce an electrical signal indicative of the image plus a noise component. Various techniques have been used in the art to minimize the noise, to thereby produce an output signal that closely follows the image.
Size minimization is also important. The development of the solid state charge coupled device (“CCD”) in the early 1970's led to more compact image systems. CCDs use a process of repeated lateral transfer of charge in an MOS electrode-based analog shift register. Photo-generated signal electrons are read after they are shifted into appropriate positions. However, the shifting process requires high fidelity and low loss. A specialized semiconductor fabrication process was used to obtain these characteristics.
CCDs are mostly capacitive devices and hence dissipate very little power. The major power dissipation in a CCD system is from the support electronics. One reason for this problem is because of the realities of forming a CCD system.
The specialized semiconductor fabrication process alluded to above is not generally CMOS compatible. Hence, the support circuitry for such a CCD has been formed using control electronics which were not generally CMOS compatible. The control electronics have dissipated an inordinate percentage of the power in such imaging devices. For example, CCD-based camcorder imaging systems typically operate for an hour on an 1800 mA-hr 6 V NiCad rechargeable battery, corresponding to 10.8 W of power consumption. Approximately 8 watts of this is dissipated in the imaging system. The rest is used by the tape recording system, display, and autofocus servos.
Space-based imaging systems often have similar problems. The space based systems operate at lower pixel rates, but with a lower degree of integration, and typically dissipate 20 watts or more.
The CCD has many characteristics which cause it to act like a chip-sized MOS capacitor. The large capacitance of the MOS device, for example, requires large clock swings, &Dgr;V, of the order of 5-15 V to achieve high charge transfer efficiency. The clock drive electronics dissipation is proportional to C&Dgr;V
2
f, and hence becomes large. In addition, the need for various CCD clocking voltages (e.g. 7 or more different voltage levels) leads to numerous power supplies with their attendant inefficiencies in conversion.
Signal chain electronics that perform correlated double sampling (“CDS”) for noise reduction and amplification, and especially analog to digital converters (ADC), also dissipate significant power.
The inventors also noted other inefficiencies in imaging systems. These inefficiencies included Fill factor inefficiencies, fixed pattern noise, clock pick up, temporal noise and large pixel size.
Active pixel sensors, such as described in U.S. Pat. No. 5,471,515, the disclosure of which is incorporated by reference herein, use special techniques to integrate both the photodetector and the readout amplifier into the pixel area or adjacent the pixel area. This allows the signal indicative of the pixel to be read out directly. These techniques have enabled use of a logic family whose fabrication processes are compatible with CMOS. This has enabled the controlling circuitry to be made from CMOS or some other low power-dissipating logic family.
The inventors of the present invention have recognized techniques and special efficiencies that are obtained by specialized support electronics that are integrated onto the same substrate as the photosensitive element. Aspects of the present invention include integration, timing, control electronics, signal chain electronics, A/D conversion, and other important control systems integrated on the same substrate as the photosensitive element.
It is hence an object of the present invention to provide for the integration of an entire imaging system on a chip.


REFERENCES:
patent: 4155094 (1979-05-01), Ohba et al.
patent: 4363963 (1982-12-01), Ando
patent: 4525742 (1985-06-01), Nishizawa et al.
patent: 4631400 (1986-12-01), Tanner et al.
patent: 4660090 (1987-04-01), Hynecek
patent: 4835617 (1989-05-01), Todaka et al.
patent: 4839729 (1989-06-01), Ando et al.
patent: 4839735 (1989-06-01), Kyomasu et al.
patent: 4859624 (1989-08-01), Goto
patent: 4942474 (1990-07-01), Akimoto et al.
patent: 4959727 (1990-09-01), Imaide et al.
patent: 5097339 (1992-03-01), Ishida et al.
patent: 5134488 (1992-07-01), Sauer
patent: 5153421 (1992-10-01), Tandon et al.
patent: 5182623 (1993-01-01), Hynecek
patent: 5184203 (1993-02-01), Taguchi
patent: 5198654 (1993-03-01), Mukainakano et al.
patent: 5198880 (1993-03-01), Taguchi et al.
patent: 5225696 (1993-07-01), Bahraman
patent: 5262871 (1993-11-01), Wilder et al.
patent: 5317174 (1994-05-01), Hynecek
patent: 5335015 (1994-08-01), Cooper et al.
patent: 5341008 (1994-08-01), Hynecek
patent: 5345266 (1994-09-01), Denyer
patent: 5369039 (1994-11-01), Hynecek
patent: 5420634 (1995-05-01), Matsumoto
patent: 5424223 (1995-06-01), Hynecek
patent: 5436476 (1995-07-01), Hynecek
patent: 5452004 (1995-09-01), Roberts
patent: 5452109 (1995-09-01), Compton
patent: 5461425 (1995-10-01), Fowler et al.
patent: 5471245 (1995-11-01), Cooper et al.
patent: 5471515 (1995-11-01), Fossum et al.
patent: 5491566 (1996-02-01), Oh et al.
patent: 5495337 (1996-02-01), Goshorn et al.
patent: 5500383 (1996-03-01), Hynecek
patent: 5528643 (1996-06-01), Hynecek
patent: 5541402 (1996-07-01), Ackland et al.
patent: 5572074 (1996-11-01), Standley
patent: 5576762 (1996-11-01), Udagawa
patent: 5576763 (1996-11-01), Ackland et al.
patent: 5585620 (1996-12-01), Nakamura et al.
patent: 5587596 (1996-12-01), Chi et al.
patent: 5600127 (1997-02-01), Kimata
patent: 5608204 (1997-03-01), Hofflinger et al.
patent: 5608243 (1997-03-01), Chi et al.
patent: 5614744 (1997-03-01), Merrill
patent: 5625210 (1997-04-01), Lee et al.
patent: 5631704 (1997-05-01), Dickinson et al.
patent: 5633679 (1997-05-01), Hosier et al.
patent: 5652622 (1997-07-01), Hynecek
patent: 5670817 (1997-09-01), Robinson
patent: 5693932 (1997-12-01), Ueno et al.
patent: 5708263 (1998-01-01), Wong
patent: 5729008 (1998-03-01), Blalock et al.
patent: 5739562 (1998-04-01), Ackland et al.
patent: 5784102 (1998-07-01), Hussey et al.
patent: 5808676 (1998-09-01), Biegelsen et al.
patent: 5835141 (1998-11-01), Ackland et al.
patent: 5883830 (1999-03-01), Hirt et al.
patent: 5953060 (1999-09-01), Dierickx
patent: 6014231 (2000-01-01), Sawase et al.
patent: 0 700 582 (1998-07-01), None
Renshaw, D., et al., “ASIC Vision,” Custom Integrated Circuits Conference, IEEE, pp. 7.3.1-7.3.4 (May 1990).
Anderson, S., et al., “A Single Chip Sensor & Image Processor for Fingerprint Verification,” Custom Integrated Circuits Conference, IEEE, pp. 12.1.1-12.1.4 (1991).
Wang, G., et al., “CMOS Video Camera,” University of Edinburgh, IEEE, pp. 100-132, (Mar. 1991).
Denyer, P.B., et al., “CMOS Image Sensors for Multimedia Applications,” Custom Integrated Circuits Conference, IEEE, pp. 11.5.1-11.5.4 (Mar. 1993).
Eric R. Fossum, “Active Pixel Sensors: Are CCD's Dinosaurs?,” Proceedings of the SPIE, vol. 1990, Charge-Coupled Devices and Solid-State Optical Sensors III, pp. 1-13 (1993).
S. Chamberlain, “Photosensitivity and Scanning of Silicon Image Detector Arrays,” IEEE J. Solid State Circuits, vol. SC-4, No. 6, pp. 333-342 (Dec. 1969).
M. Aoki, et al., “2/3 Inch Format MOS Single-Chip Color Imager,” IEEE Trans. On Electron Devices, vol. ED-29, No. 4, pp. 745-750 (Apr. 1982).
J. Hynecek, “A New Device Architect

Affiliated with

Also associated with

Rating

Single chip camera device having double sampling operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single chip camera device having double sampling operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single chip camera device having double sampling operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2845650