Radiant energy – Photocells; circuits and apparatus – Photocell controlled circuit
Reexamination Certificate
2005-05-17
2005-05-17
Pyo, Kevin (Department: 2878)
Radiant energy
Photocells; circuits and apparatus
Photocell controlled circuit
C250S2140LA, C250S239000, C327S514000
Reexamination Certificate
active
06894266
ABSTRACT:
A compact integrated APD device integrates the bias voltage and temperature compensation functions inside a standard 4-pin PIN package. The active components of the bias and temperature compensation circuits are integrated into a single ASIC using a high-voltage CMOS process and operated at frequencies of at least 1 MHz to greatly reduce the size of the passive components. To mount the relatively large ASIC chip inside the package with the APD chip, TIA chip and passives, the 4-pin package may be modified by either recessing the pins inside the can to facilitate surface mounting the ASIC or adding a spacer inside the can to facilitate three-dimensional packaging. Communication with the bias and temperature circuits is accomplished using a unique bi-directional 1-wire serial interface via the power supply pin. A clock signal is preferably embedded in the control data to synchronize the APD with an external controller.
REFERENCES:
patent: 4153835 (1979-05-01), Lau
patent: 4730128 (1988-03-01), Seki
patent: 5270533 (1993-12-01), Pulice
patent: 6157022 (2000-12-01), Maeda
patent: 20040081473 (2004-04-01), Sherazi et al.
Sumitomo Electric Data Sheet, F085249IT, APD Preamplifier Module, Apr. 24, 2002.
Mitsubishi Photo Diodes PD839C4 Data Sheet, InGaAs Avalanche Photo Diodes, Jul. 2002.
NEC Data Sheet, Receiver NR4500BP-CC, Aug. 2001.
Lucent Technologies, Low-Cost, High-Voltage APD Bias Circuit with Temperature Compensation, Application Note Jan. 1999.
Fairchild Semiconductor Data Sheet ILC6380/81, SOT-89 Step-up Dual-Mode Switcher with Shutdown, 2001.
MAXIM, 28V Internal Switch LCD Bias Supply in SOT23, Jul. 2000.
SFF Committee, Proposed Specification for GBIC (Gigabit Interface Converter) SFF Document #SFF-8054, Rev 5.4, Aug. 16, 1999.
Anguelov Evgueniy Dimitrov
Chamness Eric Vaughan
Gilliland Patrick B.
Richard Jenkin Angelo
Fish & Richardson P.C.
Oplink Communications Inc.
Pyo Kevin
LandOfFree
Single chip ASIC and compact packaging solution for an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single chip ASIC and compact packaging solution for an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single chip ASIC and compact packaging solution for an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3366388