Boots – shoes – and leggings
Patent
1996-02-21
1998-04-21
Trammell, James P.
Boots, shoes, and leggings
364491, 36446828, G06F 1900
Patent
active
057425108
ABSTRACT:
In a physical design automation system for producing an optimized cell placement for an integrated circuit chip, a placement optimization methodology is decomposed into a plurality of cell placement optimization processes that are performed simultaneously by parallel processors on input data representing the chip. The results of the optimization processes are recomposed to produce an optimized cell placement. The fitness of the optimized cell placement is analyzed, and the parallel processors are controlled to selectively repeat performing the optimization processes for further optimizing the optimized cell placement if the fitness does not satisfy a predetermined criterion. The system can be applied to initial placement, routing, placement improvement and other problems. The processors can perform the same optimization process on different placements, or on areas of a single placement. Alternatively, the processors can perform different optimization processes simultaneously on a single initial placement, with the resulting processed placement having the highest fitness being selected as the optimized placement. The processors can further selectively reprocess areas of a placement having high cell interconnect congestion or other low fitness parameters.
REFERENCES:
patent: 4613941 (1986-09-01), Smith et al.
patent: 4615011 (1986-09-01), Linsher
patent: 4686629 (1987-08-01), Noto et al.
patent: 4815003 (1989-03-01), Putatunda et al.
patent: 4831725 (1989-05-01), Dunham et al.
patent: 4852015 (1989-07-01), Doyle, Jr.
patent: 4858143 (1989-08-01), Fournier
patent: 4890238 (1989-12-01), Klein et al.
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5047949 (1991-09-01), Kamaguchi et al.
patent: 5187668 (1993-02-01), Okude et al.
patent: 5309370 (1994-05-01), Wong
patent: 5311443 (1994-05-01), Crain et al.
patent: 5414638 (1995-05-01), Verheyen et al.
patent: 5495419 (1996-02-01), Rostoker et al.
patent: 5557533 (1996-09-01), Koford et al.
patent: 5587923 (1996-12-01), Wang
Boyle Douglas B.
Jones Edwin R.
Koford James S.
Rostoker Michael D.
Scepanovic Ranko
LSI Logic Corporation
Trammell James P.
LandOfFree
Simultaneous placement and routing (SPAR) method for integrated does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simultaneous placement and routing (SPAR) method for integrated , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simultaneous placement and routing (SPAR) method for integrated will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2064694