Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Patent
1994-10-03
2000-08-22
Follansbee, John A.
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
G06F 1580
Patent
active
061087637
ABSTRACT:
A processing array including a plurality of processing elements; and an interconnection network connected to all of the processing elements for carrying data messages between the processing elements, wherein each of the processing elements of the plurality of processing elements includes a parity generating circuit for generating a parity bit for a first data message that is transmitted by that processing element over the interconnection network to another processing element among the plurality of processing elements; and a parity checking circuit for checking parity of a second data message as it is received by that processing element over the the interconnection network, the parity checking and parity generating circuits being separate from each other and enabling that processing element to generate parity for the first data message being sent by that processing element while simultaneously checking parity of the second message received by that processing element.
REFERENCES:
patent: 3938083 (1976-02-01), Stansfield
patent: 4079455 (1978-03-01), Ozga
patent: 4247892 (1981-01-01), Lawrence
patent: 4314349 (1982-02-01), Batcher
patent: 4346474 (1982-08-01), Sze
patent: 4370709 (1983-01-01), Fosdick
patent: 4380046 (1983-04-01), Fung
patent: 4382277 (1983-05-01), Glaser et al.
patent: 4396979 (1983-08-01), Mor et al.
patent: 4453251 (1984-06-01), Osman
patent: 4498133 (1985-02-01), Bolton et al.
patent: 4498134 (1985-02-01), Hansen et al.
patent: 4507726 (1985-03-01), Grinberg et al.
patent: 4514807 (1985-04-01), Nogi
patent: 4524428 (1985-06-01), Grinberg et al.
patent: 4538271 (1985-08-01), Kohs
patent: 4543642 (1985-09-01), Hansen
patent: 4589067 (1986-05-01), Porter et al.
patent: 4621339 (1986-11-01), Wagner et al.
patent: 4622632 (1986-11-01), Tanimoto et al.
patent: 4644496 (1987-02-01), Andrews
patent: 4709327 (1987-11-01), Hillis et al.
patent: 4727474 (1988-02-01), Batcher
patent: 4736291 (1988-04-01), Jennings et al.
patent: 4783732 (1988-11-01), Morton
patent: 4823347 (1989-04-01), Chin et al.
patent: 4827403 (1989-05-01), Steele, Jr. et al.
patent: 4891751 (1990-01-01), Call et al.
Hillis, The Connection Machine, M.I.T. Press, 1985, pp. 1-90.
Potter, (ed), The Massively Parallel Processor, M.I.T. Press, 1985, pp. 145-216.
Batcher, "Design of a Massively Parallel Processor," IEEE Transactions on Computers, vol. C-29, No. 9, pp. 836-842 (1980).
Hillis, "The Connection Machine", MIT Artificial Intelligence Laboratory A.1. Memo No. 646 (1981).
Hoshino, "An Invitation to the World of PAX", IEEE, May 1986, pp. 68-80.
NCR Corporation, "Geometric Arithmetic Parallel Processor", pp. 1-12 (1984).
NCR Corporation, "Detection of Edges and Gradients in Binary and Gray Scale Images with the GAPP Processor", pp. 1-23 (1985).
LandOfFree
Simultaneous parity generating/reading circuit for massively par does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simultaneous parity generating/reading circuit for massively par, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simultaneous parity generating/reading circuit for massively par will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-594963