Electrical computers and digital processing systems: processing – Instruction issuing
Reexamination Certificate
2011-05-10
2011-05-10
Kim, Kenneth S (Department: 2111)
Electrical computers and digital processing systems: processing
Instruction issuing
C712S021000
Reexamination Certificate
active
07941644
ABSTRACT:
A processing unit includes multiple execution units and sequencer logic that is disposed downstream of instruction buffer logic, and that is responsive to a sequencer instruction present in an instruction stream. In response to such an instruction, the sequencer logic issues a plurality of instructions associated with a long latency operation to one execution unit, while blocking instructions from the instruction buffer logic from being issued to that execution unit. In addition, the blocking of instructions from being issued to the execution unit does not affect the issuance of instructions to any other execution unit, and as such, other instructions from the instruction buffer logic are still capable of being issued to and executed by other execution units even while the sequencer logic is issuing the plurality of instructions associated with the long latency operation.
REFERENCES:
patent: 6691306 (2004-02-01), Cohen et al.
patent: 6711667 (2004-03-01), Ireton
patent: 7136989 (2006-11-01), Ishii
patent: 2009/0198978 (2009-08-01), Greenhalgh et al.
Mejdrich Eric Oliver
Muff Adam James
Tubbs Matthew Ray
International Business Machines - Corporation
Kim Kenneth S
Wood Herron & Evans LLP
LandOfFree
Simultaneous multi-thread instructions issue to execution... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simultaneous multi-thread instructions issue to execution..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simultaneous multi-thread instructions issue to execution... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2633705