Computer graphics processing and selective visual display system – Computer graphic processing system – Integrated circuit
Patent
1993-03-31
2000-07-18
Nguyen, Chanh
Computer graphics processing and selective visual display system
Computer graphic processing system
Integrated circuit
345132, G09G 500
Patent
active
060914300
ABSTRACT:
A method and system for the simultaneous high resolution display of multiple virtual DOS applications within a data processing system. The data processing system preferably includes a processor, a memory coupled to the processor and a display device coupled to the memory and processor. Multiple programs operating within the data processing system under the control of an operating system are capable of outputting multibank high resolution graphic displays. Each time an application which is either operating as a background task or displayed within a graphics applications window attempts to write to the display device the display data is written to a logical video buffer which is designated within a portion of the memory within the data processing system. A bank management function is provided in association with the logical video buffer and permits multibank high resolution graphic displays to be simultaneously maintained for multiple virtual DOS applications. A transition of an application from background task to foreground task will result in the writing of the logical video buffer to the display device or, alternately, at least a portion of the logical video buffer may be written to a displayed window within the graphics applications program, providing for the simultaneous high resolution display of multiple applications within a data processing system.
REFERENCES:
patent: 4567515 (1986-01-01), Schumacher
patent: 4642790 (1987-02-01), Minshull et al.
patent: 4688167 (1987-08-01), Agarwal
patent: 4718008 (1988-01-01), Chang et al.
patent: 4730249 (1988-03-01), O'Quin, II et al.
patent: 4761737 (1988-08-01), Duvall et al.
patent: 4873652 (1989-10-01), Pilat et al.
patent: 4920483 (1990-04-01), Pogue et al.
patent: 4926322 (1990-05-01), Stimac et al.
patent: 5091720 (1992-02-01), Wood
patent: 5142276 (1992-08-01), Moffat
IBM Technical Disc. Bulletin vol. 31, No. 2, Jul. 1988 "Video Memory Paging Mechanism" pp. 459-463.
IBM Technical Disc. Bulletin vol. 30, No. 11, Apr. 1988 "Addressing Method To Support Video Memory Interleaving" pp. 79-84.
IBM Technical Disc. Bulletin vol. 24, No. 2, Jul. 1981, P.J. Kennedy "Digital Data Storage Using Video Disc" pp. 1170-1171.
IBM Technical Disc. Bulletin vol. 34, No. 7b, Dec. 1991, pp. 309-312 "Method of Providing Small Computer Systems With Multiple Input/Output Operations".
IBM Technical Disc. Bulletin vol. 35, No. 3, Aug. 1992 "Profiling Technique for Memory Refernces within Individual Pages on Paging-Based Virtual Memory Systems" pp. 320-325.
IBM Technical Disc. Bulletin vol. 34, No. 10b, Mar. 1992 pp. 426-429 "Software Recovery of Page Faults on Microprocessors with Integrated Memory Management Units".
INSPEC pp. 1-6.
Bodin William Kress
Whitfield Dale Robert
Dillon Andrew J.
International Business Machines - Corporation
LaBaw Jerrrey S.
Nguyen Chanh
LandOfFree
Simultaneous high resolution display within multiple virtual DOS does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simultaneous high resolution display within multiple virtual DOS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simultaneous high resolution display within multiple virtual DOS will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2041972