Simulator including process levelization

Details Simulator including process levelization Simulator including process levelization

1995-09-29

1998-07-21

Louis-Jacques, Jacques H.

Boots, shoes, and leggings

3642322, 3642756, 364DIG1, G06F 9455

Patent

active

057845930

ABSTRACT:
A method of preparing a specification of a system for simulation on a computer system. The specification includes a hardware design language specification of the system. Analyze the specification to identify a set of processes, where each process includes a plurality of statements. Determine an evaluation order of the set of processes. Generate a combined process including a portion of the plurality of statements. The portion of the plurality of statements are included in the combined process so as to be evaluated according to the evaluation order.

REFERENCES:
patent: 4315315 (1982-02-01), Kossiakoff
patent: 4455619 (1984-06-01), Masui et al.
patent: 4527249 (1985-07-01), Van Brunt
patent: 4584642 (1986-04-01), Fudanuki
patent: 4677587 (1987-06-01), Zemany, Jr.
patent: 4695968 (1987-09-01), Sullivan et al.
patent: 4725971 (1988-02-01), Doshi
patent: 4725975 (1988-02-01), Sasaki
patent: 4744084 (1988-05-01), Beck et al.
patent: 4787062 (1988-11-01), Nei et al.
patent: 4827427 (1989-05-01), Hyduke
patent: 4862347 (1989-08-01), Rudy
patent: 4882690 (1989-11-01), Shinsha et al.
patent: 4901260 (1990-02-01), Lubschevsky
patent: 4918594 (1990-04-01), Onizuka
patent: 4922445 (1990-05-01), Mizoue et al.
patent: 4937765 (1990-06-01), Shupe et al.
patent: 5029102 (1991-07-01), Drumm et al.
patent: 5062067 (1991-10-01), Schaefer et al.
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5151867 (1992-09-01), Hooper et al.
patent: 5175843 (1992-12-01), Casavant et al.
patent: 5198705 (1993-03-01), Galbraith et al.
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5313615 (1994-05-01), Newman et al.
patent: 5392337 (1995-02-01), Hiserote
patent: 5598344 (1997-01-01), Danagelo et al.
patent: 5603015 (1997-02-01), Kurosawa et al.
"Addressing the Systems-inSilicon Verification Challenge", The Siliconization Opportunity, Cadence Design Systems (Publication date unknown).
"NC--Verilog Simulator", Cadence Design Systems. (Publication date unknown).
SpeedSim, Inc., SpeedSim/3 Product Background, SpeedSim, Inc., 234 Littleton Road, Suite 2E, Westford, MA 01886 (Publication date unknown).
Voyager CS Mixed-Level VHDL System Verification Environment, by IKOS Systems, 19050 Pruneridge Avenue, Cupertino, CA 95014 (Publication date unknown).
The SpeedSim/3 Software Simulator, Reducing the Time and Cost of Design Verification, SpeedSim, Inc., 234 Littleton Road, Suite 2E, Westford, MA 01886. (Publication date unknown).
VCS--A Verilog Compiler, Chronologic Simulation, johna@chronologic.com. (Publication date unknown).
Russell B. Segal, BDSYN: Logic Description Translator BDSIM: Switch-Level Simulator, May 21, 1987, Memorandum No. UCB/ERL M87/33.
D.E. Thomas, The System Architect's Workbench, 1988, 23.2
Giovanni de Micheli, High-Level Synthesis of Digital Circuits, 1990, 6-7.
R. Camposano, From Behavior to Structure: High-Level Synthesis, 1990, 8-19.
J. Bhasker, An Optimizer for Hardware Synthesis, 1990, 20-36.
Giovanni de Micheli, et al., The Olympus Synthesis System, 1990, 37-53.
Srimat Chakradhar, et al., Neural Net and Boolean Satisfiability Models of Logic Circuits, 1990, 54-57.

Affiliated with

Also associated with

Rating

Simulator including process levelization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Simulator including process levelization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simulator including process levelization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1656925