Simulator for simulating systems including mixed triggers

Details Simulator for simulating systems including mixed triggers Simulator for simulating systems including mixed triggers

1995-09-29

1998-09-15

Voeltz, Emanuel Todd

Boots, shoes, and leggings

364488, 364489, 364490, G06F 9455

Patent

active

058092838

ABSTRACT:
A method of simulating a system on a computer. The method comprises the following steps. First, analyze a hardware design language specification of the system to identify a set of processes. The hardware design language specification includes a register transfer level definition of a part of the system. Identify a set of triggered processes from the set of processes. Identify a set of triggers for the set of triggered processes, where a first trigger of the set of triggers is for causing a state change in a simulation of the system. Determine an evaluation order of the set of processes using the set of triggers. Simulate the system using the evaluation order.

REFERENCES:
patent: 4315315 (1982-02-01), Kossiakoff
patent: 4455619 (1984-06-01), Masui et al.
patent: 4527249 (1985-07-01), Van Brunt
patent: 4584642 (1986-04-01), Fudanuki
patent: 4677587 (1987-06-01), Zemany, Jr.
patent: 4695968 (1987-09-01), Sullivan et al.
patent: 4725971 (1988-02-01), Doshi
patent: 4725975 (1988-02-01), Sasaki
patent: 4744084 (1988-05-01), Beck et al.
patent: 4787062 (1988-11-01), Nei et al.
patent: 4827427 (1989-05-01), Hyduke
patent: 4862347 (1989-08-01), Rudy
patent: 4882690 (1989-11-01), Shinsha et al.
patent: 4901260 (1990-02-01), Lubschevsky
patent: 4918594 (1990-04-01), Onizuka
patent: 4922445 (1990-05-01), Mizoue et al.
patent: 4937765 (1990-06-01), Shupe et al.
patent: 5029102 (1991-07-01), Drumm et al.
patent: 5062067 (1991-10-01), Schaefer et al.
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5151867 (1992-09-01), Hooper et al.
patent: 5151984 (1992-09-01), Newman et al.
patent: 5175843 (1992-12-01), Casavant et al.
patent: 5198705 (1993-03-01), Galbraith et al.
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5258919 (1993-11-01), Yamanouchi et al.
patent: 5313615 (1994-05-01), Newman et al.
patent: 5392227 (1995-02-01), Hiserote
patent: 5491640 (1996-02-01), Sarma et al.
patent: 5630100 (1997-05-01), Ganapathy
SpeedSim, Inc., SpeedSim/3 Product Background, SpeedSim, Inc., 234 Littleton Road, Suite 2E, Westford, MA 01886 (Publication date unknown).
Voyager S Mixed-Level VHDL System Verification Environment, by IKOS Systems, 19050 Pruneridge Avenue, Cupertino, CA 95014 (Publication date unknown).
The SpeedSim/3 Software Simulator, Reducing the Time and Cost of Design Verification, SpeedSim, Inc., 234 Littleton Road, Suite 2E, Westford, MA, 01886 (Publication date unknown).
VSC-13 A Verilog Compiler, Chronologic Simulation, johna@chronologic.com. (Publication date known).
"Addressing the Systems-inSilicon Verification Challenge", The Siliconization Opportunity, Cadence Design Systems (Publication date unknown).
"NC--Verilog Simulator", Cadence Design Systems. (Publication date unknown).
Book entitled Digital Systems Testing and Testable Design by Miron Abramovici, Melvin A. Breuer and Arthur D. Friedman published by Computer Science Press (1990), pp. 20-35.

Affiliated with

Also associated with

Rating

Simulator for simulating systems including mixed triggers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Simulator for simulating systems including mixed triggers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simulator for simulating systems including mixed triggers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-100602