Simulation using compiled function description language

Details Simulation using compiled function description language Simulation using compiled function description language

1993-06-07

1995-07-25

Heckler, Thomas M.

Boots, shoes, and leggings

364490, 364578, 364DIG1, 3642323, 3642328, G06F 9455

Patent

active

054370370

ABSTRACT:
A simulation program conversion method and system is provided. The original simulation program is written by a function description language, such as Verilog-HDL, using a text editor, and, then, the original simulation program is converted into an executable program using a programming language, such as the C language, so that the simulation program may be compiled before execution. The speed of execution of the simulation program is significantly improved.

REFERENCES:
patent: 4972334 (1990-11-01), Yamabe et al.
patent: 5068812 (1991-11-01), Schaefer et al.
patent: 5084824 (1992-01-01), Lam et al.

Affiliated with

Also associated with

Rating

Simulation using compiled function description language does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Simulation using compiled function description language, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simulation using compiled function description language will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-747051