Simulation system

Details Simulation system Simulation system

1988-12-29

1990-06-26

Lall, Parshotam S.

Boots, shoes, and leggings

364900, 364490, 371 23, 36518905, 36523008, G06G 748, G11C 700

Patent

active

049377701

ABSTRACT:
A levelized simulation system includes a means for storing a model of a logic system to be simulated. The logic system has a plurality of levels of logic which are synchronously clocked. A processing system including an arithmetic logic unit sequentially tests each element of said logic system, one level of logic at a time, thus each logic element in the first level is tested with the results there stored in a state memory, after which the logic elements of the second level of the logic system are tested and so on. During each test a comparison is made to determine whether there is a defect in the logic design.

REFERENCES:
patent: 2488740 (1949-11-01), Robert
patent: 3551891 (1970-12-01), Hermes et al.
patent: 3702003 (1972-10-01), Ramirez, Jr. et al.
patent: 3934231 (1976-01-01), Armstrong
patent: 3961250 (1976-06-01), Snethen
patent: 4017840 (1977-04-01), Schild et al.
patent: 4051353 (1977-09-01), Lee
patent: 4055851 (1977-10-01), Jenkins
patent: 4140921 (1979-02-01), Balasubramanian et al.
patent: 4236203 (1980-11-01), Curley et al.
patent: 4293919 (1981-10-01), Dasgupta et al.
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4365334 (1982-12-01), Smith et al.
patent: 4404635 (1983-09-01), Flaker
patent: 4424581 (1984-01-01), Kawai
patent: 4428060 (1984-01-01), Blum
patent: 4445172 (1984-04-01), Peters et al.
patent: 4450560 (1984-05-01), Conner
patent: 4451880 (1984-05-01), Johnson et al.
patent: 4472804 (1984-09-01), Fullwood et al.
patent: 4482953 (1984-11-01), Burke
patent: 4527249 (1985-07-01), Van Brunt
patent: 4541071 (1985-09-01), Ohmori
patent: 4584642 (1986-04-01), Fudanuki
patent: 4590581 (1986-05-01), Widdoes, Jr.
patent: 4628471 (1986-12-01), Schuler et al.
patent: 4663741 (1987-05-01), Reinschmidt et al.
patent: 4725975 (1988-02-01), Sasaki
patent: 4736338 (1988-04-01), Saxe et al.
patent: 4744084 (1988-05-01), Beck et al.
patent: 4755933 (1988-07-01), Teshima et al.
patent: 4782440 (1988-11-01), Nomizu et al.
patent: 4825416 (1989-04-01), Tam et al.
patent: 4845667 (1989-07-01), Hoptner et al.
patent: 4849937 (1989-07-01), Yoshimoto
Hwang, Kai et al., Computer Architecture and Parallel Processing, McGraw-Hill, 1984, pp. 145-154, 164-170.
Barto et al., "A Computer Architecture for Digital Logic Simulation", Electronic Engineering, Sep. 1980, vol. 52, No. 643, pp. 35-66.
Lineback, J. Robert, "Logic Simulation Speeded with Special Hardware", Electronics Review, Jun. 16, 1982, vol. 55, No. 12, pp. 45-46.
Agnus R. McKay, "Comment on Computer-Aided Design Simulation of Digital Design Logic", IEEE Transactions on Computers, Sec. 1969, p. 862.

Affiliated with

Also associated with

Rating

Simulation system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Simulation system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simulation system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1130153