Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Timing
Reexamination Certificate
2011-01-18
2011-01-18
Shah, Kamini S (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Timing
C703S016000, C703S017000, C703S022000, C717S100000, C717S135000, C717S149000, C716S030000
Reexamination Certificate
active
07873506
ABSTRACT:
The operation of an electronic system comprising a plurality of integrated circuits or other circuit elements is simulated using a software-based development tool that provides a generic framework for simultaneous simulation of multiple circuit elements having potentially different clock speeds, latencies or other characteristics. One or more interfaces provided in the software-based development tool permit registration of processing events associated with one or more of the circuit elements. The software-based development tool is further operative to determine a system clock for a given simulation, and to schedule execution of the associated processing events in a manner that takes into account differences between the system clock and one or more circuit element clocks, so as to maintain consistency in the execution of the processing events relative to the determined system clock.
REFERENCES:
patent: 5862361 (1999-01-01), Jain
patent: 5917731 (1999-06-01), Ferenczi et al.
patent: 6053947 (2000-04-01), Parson
patent: 6134514 (2000-10-01), Liu et al.
patent: 6263303 (2001-07-01), Yu et al.
patent: 6370494 (2002-04-01), Mizuno et al.
patent: 6442740 (2002-08-01), Kanamoto et al.
patent: 6466898 (2002-10-01), Chan
patent: 7085703 (2006-08-01), Gabele et al.
patent: 7590519 (2009-09-01), Lin et al.
patent: 2002/0173943 (2002-11-01), Armbruster et al.
patent: 2003/0212989 (2003-11-01), Rokosz
patent: 2004/0024578 (2004-02-01), Szymanski et al.
patent: 2004/0068706 (2004-04-01), Sivaraman et al.
patent: 2004/0102942 (2004-05-01), Rhodes
patent: 2004/0181385 (2004-09-01), Milne et al.
patent: 2005/0177353 (2005-08-01), Slater
patent: 2006/0023691 (2006-02-01), Franchuk et al.
patent: 2007/0129928 (2007-06-01), Lin et al.
patent: 2010/0057426 (2010-03-01), Reblewski
G. D. Nagendra, V. G. Prem Kumar, and B. S. Sheshadri, “Simulation Bridge: A Framework for Multi-processor Simulation”, May 6-8, 2002, 2002 ACM, pp. 49-54.
Over G. D. Nagendra, V. G. Prem Kumar, and B. S. Sheshadri, “Simulation Bridge: A Framework for Multi-processor Simulation”, 2002 ACM, pp. 49-54.
W. H. Hsieh, S. J. Jou, and C. C. Su, “Parallel event-driven MOS timing simulator on distributed memory multiprocessors” IEEE 1996.
S. W. Keckler, A. Chang, W. S. Lee, S. Chatterjee, W. J. Dally, “Concurrent Event Handling through Multithreading” 1999 IEEE.
J. Liu, D. Nicol, B. Premore, A. Poplawski, “Performance Prediction of a Parallel Simulator”, Apr. 26, 1999.
W.E. Leland, “On the Self-Similar Nature of Ethernet Traffic,” IEEE/ACM Transactions on Networking, pp. 1-46, Feb. 1994.
R. Bhattacharya et al., “Design of 160 Gbps Router with PI40 Switch Fabric and 10G Chipsets,” Proceedings of the International Conference on Communications and Broadband Networking, ICBN '03, May 5-7, 2003, Bangalore, India, 4 pages, 2003.
D. Turner et al., “Protocol-Dependent Message-Passing Performance on Linux Clusters,” 2002 IEEE International Conference on Cluster Computing (CLUSTER 2002), Chicago, IL, USA, pp. 187-194, Sep. 23-26, 2002.
NetPIPE, http://www.scl.ameslab.gov
etpipe/, pp. 1-2, May 2003.
“Welcome to the Public Netperf Homepage,” http://www.netperf.org
etperf/NetperfPage.html, 1 page, Nov. 2003.
TTCP Utility, “Test TCP (TTCP) Benchmarking Tool for Measuring TCP and UDP Performance,” http://www.pcausa.com/Utilities/pcattcp.htm, pp. 1-5, Feb. 2003.
Hintikka Paul N.
Kassa Sileshi
Kumar Vinoj N.
Mandava Ravi K.
Agere Systems Inc.
Gebresilassie Kibrom
Ryan & Mason & Lewis, LLP
Shah Kamini S
LandOfFree
Simulation framework with support for multiple integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simulation framework with support for multiple integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simulation framework with support for multiple integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2734134