Simulation circuit of PCI express endpoint and downstream...

Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C710S316000

Reexamination Certificate

active

07983888

ABSTRACT:
Single hardware subsystems that present two software views that appear to be two separate hardware subsystems attached in a hierarchy are implemented with PCI arrangements. In an embodiment, a hardware arrangement is configured to emulate two virtually separate hierarchical subsystems in a single hardware block. This emulation facilitates the coupling of devices to PCI Express communications links while addressing PCI-Express linking requirements for such devices.

REFERENCES:
patent: 6141719 (2000-10-01), Rafferty et al.
patent: 6279060 (2001-08-01), Luke et al.
patent: 6339751 (2002-01-01), Takeda et al.
patent: 7320080 (2008-01-01), Solomon et al.
patent: 7743390 (2010-06-01), Cheng
patent: 2001/0025235 (2001-09-01), Otsuka
patent: 2004/0003154 (2004-01-01), Harris et al.
patent: 2004/0003159 (2004-01-01), Kumar et al.
patent: 2005/0147117 (2005-07-01), Pettey et al.
patent: 2006/0161793 (2006-07-01), Orr
patent: 2006/0227768 (2006-10-01), Sauber et al.
patent: 1458766 (2003-11-01), None
patent: 0 640 927 (1995-03-01), None
patent: 1 133 108 (2001-09-01), None
patent: 7-226750 (1995-08-01), None
patent: 11-96196 (1999-04-01), None
patent: 2000-123063 (2000-04-01), None
patent: 2001-298466 (2001-10-01), None
patent: 2001-331346 (2001-11-01), None
patent: 2004-38955 (2004-02-01), None
patent: 03/063461 (2003-07-01), None
Fuller, S. “RapidIO Und PCI Express Ahnlich Und Doch so Unterschiedlich,” Elektronik, Franzis Verlag GmbH, vol. 52, No. 5, pp. 76-80 (May 2003).
Wong, “Advanced Switching for PCI Express: The Future Looks ‘Fabric’ Fast,” Electronic Design, Penton Publg., vol. 51, No. 14 (pp. 36, 38 (Jun. 23, 2003).
Mayhew, D. et al. “PCI Express and Advanced Switching: Evolutionary Path to Building Next Generation Interconnects,” Proc. 11th Symp. on High Performance Interconnects, pp. 21-29 (Aug. 2003).
Zhu, et al. “Compositional Verification, an Industrial Case Study,” Proc. 5th Int'l. Conf. on ASIC, pp. 282-285 (Oct. 2003).
Nejedlo, J. et. “IBIST (Interconnect Built-in-Self-Test) Architecture and Methodology for PCI Express,” Proc. Int'l. Test Conf. 2003, paper 31.2, pp. 114-122 (2003).
International Preliminary Report on Patentability for International Patent Appln. No. PCT/IB2005/050966 (Sep. 19, 2006).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Simulation circuit of PCI express endpoint and downstream... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Simulation circuit of PCI express endpoint and downstream..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simulation circuit of PCI express endpoint and downstream... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2683965

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.